<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックRe: MC1321x Single port transmission problem</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179185#M12824</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I am also using the PAN4555.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;On the PAN4555_ETU make sure pin 27 (Vdda) is connected to bypass cap (but NOT connected to Vcc!) see attached image.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I also had single-port issues... (see&amp;nbsp;&lt;A href="http://forums.freescale.com/freescale/board/message?board.id=8BITCOMM&amp;amp;message.id=6780#M6780" rel="nofollow noopener noreferrer noopener noreferrer" target="_blank"&gt;http://forums.freescale.com/freescale/board/message?board.id=8BITCOMM&amp;amp;message.id=6780#M6780&lt;/A&gt; ).&amp;nbsp; But eventually worked through them.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;edit the FILE: "Mc1319xReg.h" (lines 141-143)&lt;DIV&gt;&lt;DIV class="msg_source_code"&gt;&lt;DIV class="text_smallest"&gt;Code:&lt;/DIV&gt;&lt;PRE&gt;/**  Register 0x07 aka ABEL_CONTROL2_REG*/#define ABEL_CONTROL2_REG ABEL_reg7#define cTMR_LOAD       (1&amp;lt;&amp;lt;15)#define cCT_BiasEn      (1&amp;lt;&amp;lt;14)#define cRF_SwitchMode  (1&amp;lt;&amp;lt;12)#define cCLKO_DOZE_EN   (1&amp;lt;&amp;lt;9)#define cABEL2SPI_MASK  (1&amp;lt;&amp;lt;8)#define cTX_DONE_MASK   (1&amp;lt;&amp;lt;7)#define cRX_DONE_MASK   (1&amp;lt;&amp;lt;6)#define cUSE_STRM_MODE  (1&amp;lt;&amp;lt;5)#define cHG_BIAS_EN     (1&amp;lt;&amp;lt;4)#define cHG_EN          (1&amp;lt;&amp;lt;2)#define cHIB_EN         (1&amp;lt;&amp;lt;1)#define cDOZE_EN        (1&amp;lt;&amp;lt;0)&lt;/PRE&gt;&lt;/DIV&gt;&lt;BR /&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;- Then modify "MacPhy\Phy\PhyMain.c" (lines 170-177)&lt;/DIV&gt;&lt;DIV class="msg_source_code"&gt;&lt;DIV class="text_smallest"&gt;Code:&lt;/DIV&gt;&lt;PRE&gt;    // Setup default antenna switch mode  if (useDualAntenna == TRUE){    MC1319xDrv_ReadSpiAsync(ABEL_CONTROL2_REG, &amp;amp;retReg);    retReg &amp;amp;= 0x8FFF;    retReg |= 0x4000; // Dual antenna setup at boot, CT_Bias_en = 1, RF_switch_mode = 0, CT_Bias_inv = 0    MC1319xDrv_WriteSpiAsync(ABEL_CONTROL2_REG, retReg);  }  else   {   // Single antenna setup at boot, CT_Bias_en = 1, RF_switch_mode = 1, CT_Bias_inv = 0    MC1319xDrv_ReadSpiAsync(ABEL_CONTROL2_REG, &amp;amp;retReg);    retReg &amp;amp;= 0x8FFF;    retReg |= ((uint16_t)cCT_BiasEn | (uint16_t)cRF_SwitchMode);    MC1319xDrv_WriteSpiAsync(ABEL_CONTROL2_REG, retReg);  }&lt;/PRE&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;- Lastly,&amp;nbsp;check lines 153-159 of "NV_Data.c" and line 167 of "PortConfig.h" to ensure "useDualAntenna" is&amp;nbsp;defined as FALSE&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;NOTE: My "PhyMain.c" mod could be re-writen/optimized (I purposely left it like this to help people find the original code).&lt;/DIV&gt;&lt;DIV&gt;NOTE 2:&amp;nbsp; When Freescale updates their BeeStack codebase in BeeKit, this may not apply.&lt;BR /&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;- Ware&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 29 Oct 2020 09:28:32 GMT</pubDate>
    <dc:creator>Ware</dc:creator>
    <dc:date>2020-10-29T09:28:32Z</dc:date>
    <item>
      <title>MC1321x Single port transmission problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179184#M12823</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I am&amp;nbsp;trying to transmit data (packet mode)&amp;nbsp;from&amp;nbsp;a PAN4555_ETU which uses single port RF configuration. But every time the transmit routine is called, it causes PLL_LOCK_IRQ and aborts transmission process. The same code is sucessfully tested in 1321x-SRB, but configured in duel-port RF mode (CONTROL_B, RF_SWITCH_MODE=0).&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;In my test board, the PAN4555_ETU is mounted on a 28PIN DIP IC socket and the VCC and VDDA pins are grounded across 100nF caps (the borad is powered from 2 AAA batteries). The test board is hand soldered.&amp;nbsp;As I read on freescale forums and other sources, the PLL_LOCK_IRQ is generated due to the noise in the circuit. However, in an off-the-shelf modules like&amp;nbsp;PAN4555_ETU, I hope, the noise problem would not be an issue.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I just wonder if any one has come through such problem using PAN4555 or generally MC1321x. I could not move further in my project due to this, any help in this matter would be highly appriciated. Thanks in advance.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;swe&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Jan 2008 16:06:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179184#M12823</guid>
      <dc:creator>swe</dc:creator>
      <dc:date>2008-01-14T16:06:05Z</dc:date>
    </item>
    <item>
      <title>Re: MC1321x Single port transmission problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179185#M12824</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I am also using the PAN4555.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;On the PAN4555_ETU make sure pin 27 (Vdda) is connected to bypass cap (but NOT connected to Vcc!) see attached image.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I also had single-port issues... (see&amp;nbsp;&lt;A href="http://forums.freescale.com/freescale/board/message?board.id=8BITCOMM&amp;amp;message.id=6780#M6780" rel="nofollow noopener noreferrer noopener noreferrer" target="_blank"&gt;http://forums.freescale.com/freescale/board/message?board.id=8BITCOMM&amp;amp;message.id=6780#M6780&lt;/A&gt; ).&amp;nbsp; But eventually worked through them.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;edit the FILE: "Mc1319xReg.h" (lines 141-143)&lt;DIV&gt;&lt;DIV class="msg_source_code"&gt;&lt;DIV class="text_smallest"&gt;Code:&lt;/DIV&gt;&lt;PRE&gt;/**  Register 0x07 aka ABEL_CONTROL2_REG*/#define ABEL_CONTROL2_REG ABEL_reg7#define cTMR_LOAD       (1&amp;lt;&amp;lt;15)#define cCT_BiasEn      (1&amp;lt;&amp;lt;14)#define cRF_SwitchMode  (1&amp;lt;&amp;lt;12)#define cCLKO_DOZE_EN   (1&amp;lt;&amp;lt;9)#define cABEL2SPI_MASK  (1&amp;lt;&amp;lt;8)#define cTX_DONE_MASK   (1&amp;lt;&amp;lt;7)#define cRX_DONE_MASK   (1&amp;lt;&amp;lt;6)#define cUSE_STRM_MODE  (1&amp;lt;&amp;lt;5)#define cHG_BIAS_EN     (1&amp;lt;&amp;lt;4)#define cHG_EN          (1&amp;lt;&amp;lt;2)#define cHIB_EN         (1&amp;lt;&amp;lt;1)#define cDOZE_EN        (1&amp;lt;&amp;lt;0)&lt;/PRE&gt;&lt;/DIV&gt;&lt;BR /&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;- Then modify "MacPhy\Phy\PhyMain.c" (lines 170-177)&lt;/DIV&gt;&lt;DIV class="msg_source_code"&gt;&lt;DIV class="text_smallest"&gt;Code:&lt;/DIV&gt;&lt;PRE&gt;    // Setup default antenna switch mode  if (useDualAntenna == TRUE){    MC1319xDrv_ReadSpiAsync(ABEL_CONTROL2_REG, &amp;amp;retReg);    retReg &amp;amp;= 0x8FFF;    retReg |= 0x4000; // Dual antenna setup at boot, CT_Bias_en = 1, RF_switch_mode = 0, CT_Bias_inv = 0    MC1319xDrv_WriteSpiAsync(ABEL_CONTROL2_REG, retReg);  }  else   {   // Single antenna setup at boot, CT_Bias_en = 1, RF_switch_mode = 1, CT_Bias_inv = 0    MC1319xDrv_ReadSpiAsync(ABEL_CONTROL2_REG, &amp;amp;retReg);    retReg &amp;amp;= 0x8FFF;    retReg |= ((uint16_t)cCT_BiasEn | (uint16_t)cRF_SwitchMode);    MC1319xDrv_WriteSpiAsync(ABEL_CONTROL2_REG, retReg);  }&lt;/PRE&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;BR /&gt;- Lastly,&amp;nbsp;check lines 153-159 of "NV_Data.c" and line 167 of "PortConfig.h" to ensure "useDualAntenna" is&amp;nbsp;defined as FALSE&amp;nbsp;&lt;BR /&gt;&lt;BR /&gt;NOTE: My "PhyMain.c" mod could be re-writen/optimized (I purposely left it like this to help people find the original code).&lt;/DIV&gt;&lt;DIV&gt;NOTE 2:&amp;nbsp; When Freescale updates their BeeStack codebase in BeeKit, this may not apply.&lt;BR /&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;- Ware&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2020 09:28:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179185#M12824</guid>
      <dc:creator>Ware</dc:creator>
      <dc:date>2020-10-29T09:28:32Z</dc:date>
    </item>
    <item>
      <title>Re: MC1321x Single port transmission problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179186#M12825</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Thank you Ware,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;In my circuit&amp;nbsp;VDDA (PIN27) is connected with VCC and then connected to GND via a 100nF cap.&lt;/DIV&gt;&lt;DIV&gt;I will remove the VCC connection and try again. Will let you know the outcome soon.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Why do you think that the VDDA and VCC should not be connected? (Is that a requirement for single-port mode or in PAN4555)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks again for your reply.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;SWE&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 19 Jan 2008 08:47:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179186#M12825</guid>
      <dc:creator>swe</dc:creator>
      <dc:date>2008-01-19T08:47:29Z</dc:date>
    </item>
    <item>
      <title>Re: MC1321x Single port transmission problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179187#M12826</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I'm glad we found your problem.&amp;nbsp; I made the same mistake a few months back.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Vdda must NOT be connected to Vcc (Vdda is not an input, it is the radio's voltage output, only brought out so that it can be DECOUPLED to ground).&lt;/DIV&gt;&lt;DIV&gt;It should be around 1.5v out...&amp;nbsp; if it is shorted to 3v (your Vcc), you are shorting the radio's 1.5v output to 3v, which will prevent the radio from working.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;This is NOT a requirement for single-port mode, this is a requirement for the 802.15.4 radio to work.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;See the Pin Function Description table in the MC1321x reference manual.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;BR /&gt;&amp;nbsp;- Ware&lt;BR /&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;Message Edited by Ware on &lt;SPAN class="date_text"&gt;2008-01-21&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;09:48 AM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Jan 2008 22:46:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179187#M12826</guid>
      <dc:creator>Ware</dc:creator>
      <dc:date>2008-01-21T22:46:47Z</dc:date>
    </item>
    <item>
      <title>Re: MC1321x Single port transmission problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179188#M12827</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hi Ware,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I just finished testing the system sucessfully with the modification to the VDDA pin that you suggested. Thanks a lot for the advice.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Best Regards,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;SWE&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Jan 2008 22:46:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC1321x-Single-port-transmission-problem/m-p/179188#M12827</guid>
      <dc:creator>swe</dc:creator>
      <dc:date>2008-01-31T22:46:49Z</dc:date>
    </item>
  </channel>
</rss>

