<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: ICS Problem -  QE128 in 8-bit Microcontrollers</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-Problem-QE128/m-p/175474#M12190</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hello Rafael,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;If you refer to paragraph 3.8 of the datasheet, you will see that the maximum allowable crystal frequency is 16 MHz.&amp;nbsp; However, assuming that FEE mode is used, even if you were to use a&amp;nbsp;25 MHz oscillator with a square wave output, this will not work because none of the RDIV settings available will give a&amp;nbsp;reference frequency between the limits 31.25 to 39.0625 kHz.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;For example, for a divider value of 512, the input frequency limits would be&amp;nbsp;16 to 20 MHz.&amp;nbsp; For a divider value of 1024, the minimum input frequency would be 32 MHz.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Of course it is possible to use FBE mode, but the available bus frequencies would be&amp;nbsp;limited to&amp;nbsp;12.5 MHz, 6.25 MHz, etc.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;Mac&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;Message Edited by bigmac on &lt;SPAN class="date_text"&gt;2008-07-24&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;10:30 AM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 24 Jul 2008 07:14:55 GMT</pubDate>
    <dc:creator>bigmac</dc:creator>
    <dc:date>2008-07-24T07:14:55Z</dc:date>
    <item>
      <title>ICS Problem -  QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-Problem-QE128/m-p/175473#M12189</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;P&gt;Hello,&lt;BR /&gt;how can I configure an QE128 to have a bus clock of 8Mhz using an 25MHz external XTAL?&lt;BR /&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;Rafael.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Added p/n to subject.&lt;BR /&gt;&lt;/P&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Message Edited by NLFSJ on &lt;/SPAN&gt;&lt;SPAN class="date_text"&gt;2008-07-23&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN class="time_text"&gt;12:03 PM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jul 2008 01:24:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-Problem-QE128/m-p/175473#M12189</guid>
      <dc:creator>Rafael_21</dc:creator>
      <dc:date>2008-07-24T01:24:18Z</dc:date>
    </item>
    <item>
      <title>Re: ICS Problem -  QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-Problem-QE128/m-p/175474#M12190</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hello Rafael,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;If you refer to paragraph 3.8 of the datasheet, you will see that the maximum allowable crystal frequency is 16 MHz.&amp;nbsp; However, assuming that FEE mode is used, even if you were to use a&amp;nbsp;25 MHz oscillator with a square wave output, this will not work because none of the RDIV settings available will give a&amp;nbsp;reference frequency between the limits 31.25 to 39.0625 kHz.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;For example, for a divider value of 512, the input frequency limits would be&amp;nbsp;16 to 20 MHz.&amp;nbsp; For a divider value of 1024, the minimum input frequency would be 32 MHz.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Of course it is possible to use FBE mode, but the available bus frequencies would be&amp;nbsp;limited to&amp;nbsp;12.5 MHz, 6.25 MHz, etc.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regards,&lt;/DIV&gt;&lt;DIV&gt;Mac&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;Message Edited by bigmac on &lt;SPAN class="date_text"&gt;2008-07-24&lt;/SPAN&gt; &lt;SPAN class="time_text"&gt;10:30 AM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Jul 2008 07:14:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-Problem-QE128/m-p/175474#M12190</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2008-07-24T07:14:55Z</dc:date>
    </item>
  </channel>
</rss>

