<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックMC9S08 SRS / watchdog problem</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168060#M10920</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I&amp;nbsp; have COP enabled.&amp;nbsp; If I put the program into a loop without a watchdog reset, the processor resets as expected.&lt;/P&gt;&lt;P&gt;But the SRS register alomost always is clear.&amp;nbsp; Sometimes the PIN bit is set, sometimes the COP bit is set, sometimes POR bit is set.&amp;nbsp; Most of the time the register is clear.&amp;nbsp; If I debug, and cause a watchdog timeout, the SRS_COP is set.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I just power up the project and I got a SRS_POR.&amp;nbsp; Then I reset the processor by the reset pin and got a SPS_POR.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Goofy as hell.&amp;nbsp; any ideas?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;-&lt;/P&gt;&lt;P&gt;Robert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 08 Dec 2010 09:11:33 GMT</pubDate>
    <dc:creator>Nik</dc:creator>
    <dc:date>2010-12-08T09:11:33Z</dc:date>
    <item>
      <title>MC9S08 SRS / watchdog problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168060#M10920</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I&amp;nbsp; have COP enabled.&amp;nbsp; If I put the program into a loop without a watchdog reset, the processor resets as expected.&lt;/P&gt;&lt;P&gt;But the SRS register alomost always is clear.&amp;nbsp; Sometimes the PIN bit is set, sometimes the COP bit is set, sometimes POR bit is set.&amp;nbsp; Most of the time the register is clear.&amp;nbsp; If I debug, and cause a watchdog timeout, the SRS_COP is set.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I just power up the project and I got a SRS_POR.&amp;nbsp; Then I reset the processor by the reset pin and got a SPS_POR.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Goofy as hell.&amp;nbsp; any ideas?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;-&lt;/P&gt;&lt;P&gt;Robert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Dec 2010 09:11:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168060#M10920</guid>
      <dc:creator>Nik</dc:creator>
      <dc:date>2010-12-08T09:11:33Z</dc:date>
    </item>
    <item>
      <title>Re: MC9S08 SRS / watchdog problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168061#M10921</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;What chip are you using?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;On the GP32, the SRS register was reliable. But the same code running on the GB60 seems to experience what you are describing.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Dec 2010 09:19:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168061#M10921</guid>
      <dc:creator>rocco</dc:creator>
      <dc:date>2010-12-08T09:19:00Z</dc:date>
    </item>
    <item>
      <title>Re: MC9S08 SRS / watchdog problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168062#M10922</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The part is the MC9S08JM60.&amp;nbsp; Do you know if there is there errata for this bug?&amp;nbsp; Is Freescale aware of this problem?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Robert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Dec 2010 00:20:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168062#M10922</guid>
      <dc:creator>Nik</dc:creator>
      <dc:date>2010-12-09T00:20:16Z</dc:date>
    </item>
    <item>
      <title>Re: MC9S08 SRS / watchdog problem</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168063#M10923</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Robert,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have not found an errata, but I'm also not sure it is a bug in the chip.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My GB60 board is not yet in production, so the issue I'm seeing is through the debugger and the BDM. I have learned to take what I see in the debugger with a grain of salt. It could easily be a debugger problem.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I will know better once I'm running the GB60 standalone.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 09 Dec 2010 07:07:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08-SRS-watchdog-problem/m-p/168063#M10923</guid>
      <dc:creator>rocco</dc:creator>
      <dc:date>2010-12-09T07:07:04Z</dc:date>
    </item>
  </channel>
</rss>

