<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックMC9S12A128 bug</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/MC9S12A128-bug/m-p/214186#M8959</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are using the MC9S12A128CFUE processor and fear there maybe a bug in the mask.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The mask is "1L59W".&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The problem we are seeing is that the instruction LBEQ is setting the I flag in the ccr.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The code is codewarrior generated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Are seeing it at least following a RTS and a ANDA # instruction.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The instruction opcode is 182700ABh.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is definitely across multiple CPUs and not just seen on one CPU.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are debugging with the codewarrior debugger and we are using the last version with latest update.&lt;/P&gt;&lt;P&gt;We are&amp;nbsp; not 100% sure that it is not a debugger bug.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Anyone seen this??? or any help?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;P&gt;Phil&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 21 Jul 2010 13:54:30 GMT</pubDate>
    <dc:creator>electropw</dc:creator>
    <dc:date>2010-07-21T13:54:30Z</dc:date>
    <item>
      <title>MC9S12A128 bug</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/MC9S12A128-bug/m-p/214186#M8959</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are using the MC9S12A128CFUE processor and fear there maybe a bug in the mask.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The mask is "1L59W".&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The problem we are seeing is that the instruction LBEQ is setting the I flag in the ccr.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The code is codewarrior generated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Are seeing it at least following a RTS and a ANDA # instruction.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The instruction opcode is 182700ABh.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is definitely across multiple CPUs and not just seen on one CPU.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are debugging with the codewarrior debugger and we are using the last version with latest update.&lt;/P&gt;&lt;P&gt;We are&amp;nbsp; not 100% sure that it is not a debugger bug.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Anyone seen this??? or any help?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;P&gt;Phil&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Jul 2010 13:54:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/MC9S12A128-bug/m-p/214186#M8959</guid>
      <dc:creator>electropw</dc:creator>
      <dc:date>2010-07-21T13:54:30Z</dc:date>
    </item>
    <item>
      <title>Re: MC9S12A128 bug</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/MC9S12A128-bug/m-p/214187#M8960</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Didn't you consider broken interrupt service routine? What if that broken ISR&amp;nbsp;overwrites status register value, which is&amp;nbsp;pushed to the stack on entry to interrupt? CPU could then RTI from ISR with I-bit set and it could look as if LBEQ or any other instruction is setting I-bit.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;To investigate it try disabling interrupts locally (not using I-bit) and see if LBEQ&amp;nbsp;is still setting I-bit.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Jul 2010 16:38:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/MC9S12A128-bug/m-p/214187#M8960</guid>
      <dc:creator>kef</dc:creator>
      <dc:date>2010-07-21T16:38:46Z</dc:date>
    </item>
  </channel>
</rss>

