<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: xIRQ in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/xIRQ/m-p/210631#M8709</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;Hello vinay,&lt;BR /&gt;&lt;BR /&gt;The XIRQ pin is level-sensitive. It produces an interrupt request as long as you keep it low. For using this as a regular interrupt pin, there needs to be some kind of handshake taking place between the external hardware which asserts/de-asserts the signal on the XIRQ pin and the software (= the XIRQ ISR).&lt;BR /&gt;If the interrupt is de-asserted before the XIRQ ISR is entered, you get either nothing (i.e. the event is lost) or you get a spurious interrupt (i.e. the vector address is unknown by the time the CPU starts interrupt processing).&lt;BR /&gt;&lt;BR /&gt;The same applies to the IRQ pin, in level-sensitive mode.&lt;BR /&gt;&lt;BR /&gt;So, just putting "pulses" on the XIRQ pin is not going to work reliably.&lt;BR /&gt;&lt;BR /&gt;HTH,&lt;BR /&gt;MJW&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 21 Apr 2008 16:40:52 GMT</pubDate>
    <dc:creator>MJW</dc:creator>
    <dc:date>2008-04-21T16:40:52Z</dc:date>
    <item>
      <title>xIRQ</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/xIRQ/m-p/210630#M8708</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;hi...&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; While working on s12x series i came to know that for enabling xIRQ interrupt X bit in CCR should be enabled/disabled. i try to implement it but as soon as i get a pulse on xIRQ pin my preocessor stop running. it gives illigal BP pointer message. i just on/off one PORT pin.my&amp;nbsp; interrupt routine is like this&lt;/DIV&gt;&lt;DIV&gt;PORTE=0x00;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;#pragma CODE_SEG __NEAR_SEG NON_BANKED&lt;BR /&gt;interrupt&amp;nbsp;&amp;nbsp;5&amp;nbsp; void xIRQ_Ext_pulses(void)&lt;BR /&gt;&amp;nbsp;{&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; PORTB_PB3=~PORTB_PB3;&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;BR /&gt;&amp;nbsp;}&lt;BR /&gt;#pragma CODE_SEG DEFAULT&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;plz tell me where am i rong? if yes how to enable it ??&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;thanks&lt;/DIV&gt;&lt;DIV&gt;vinay&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 08 Apr 2008 17:26:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/xIRQ/m-p/210630#M8708</guid>
      <dc:creator>vinay</dc:creator>
      <dc:date>2008-04-08T17:26:26Z</dc:date>
    </item>
    <item>
      <title>Re: xIRQ</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/xIRQ/m-p/210631#M8709</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;Hello vinay,&lt;BR /&gt;&lt;BR /&gt;The XIRQ pin is level-sensitive. It produces an interrupt request as long as you keep it low. For using this as a regular interrupt pin, there needs to be some kind of handshake taking place between the external hardware which asserts/de-asserts the signal on the XIRQ pin and the software (= the XIRQ ISR).&lt;BR /&gt;If the interrupt is de-asserted before the XIRQ ISR is entered, you get either nothing (i.e. the event is lost) or you get a spurious interrupt (i.e. the vector address is unknown by the time the CPU starts interrupt processing).&lt;BR /&gt;&lt;BR /&gt;The same applies to the IRQ pin, in level-sensitive mode.&lt;BR /&gt;&lt;BR /&gt;So, just putting "pulses" on the XIRQ pin is not going to work reliably.&lt;BR /&gt;&lt;BR /&gt;HTH,&lt;BR /&gt;MJW&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Apr 2008 16:40:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/xIRQ/m-p/210631#M8709</guid>
      <dc:creator>MJW</dc:creator>
      <dc:date>2008-04-21T16:40:52Z</dc:date>
    </item>
  </channel>
</rss>

