<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックHCS12 SPI</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203624#M8261</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have two devices connected on one SPI Port. The first device is a flash memory that takes either Mode 0 or Mode 3 SPI waveform. The other device is a DAC that takes Mode 1 waveform.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The question is, can I have those two devices on the same SPI port?&lt;/P&gt;&lt;P&gt;The question implies ,of course, that I have to setup the SPI waveform (choose which mode to use) every time I communicate with either device. is that possible to do?or is that a "healthy" thing to do?&lt;/P&gt;&lt;P&gt;The flash memory is accessed every 1 second (minimum).&lt;/P&gt;&lt;P&gt;The DAC is accessed randomly.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Prog_ram.&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 30 Jul 2009 21:09:23 GMT</pubDate>
    <dc:creator>prog_ram</dc:creator>
    <dc:date>2009-07-30T21:09:23Z</dc:date>
    <item>
      <title>HCS12 SPI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203624#M8261</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have two devices connected on one SPI Port. The first device is a flash memory that takes either Mode 0 or Mode 3 SPI waveform. The other device is a DAC that takes Mode 1 waveform.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The question is, can I have those two devices on the same SPI port?&lt;/P&gt;&lt;P&gt;The question implies ,of course, that I have to setup the SPI waveform (choose which mode to use) every time I communicate with either device. is that possible to do?or is that a "healthy" thing to do?&lt;/P&gt;&lt;P&gt;The flash memory is accessed every 1 second (minimum).&lt;/P&gt;&lt;P&gt;The DAC is accessed randomly.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Prog_ram.&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jul 2009 21:09:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203624#M8261</guid>
      <dc:creator>prog_ram</dc:creator>
      <dc:date>2009-07-30T21:09:23Z</dc:date>
    </item>
    <item>
      <title>Re: HCS12 SPI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203625#M8262</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Prog_ram,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Following each data tranfer to one of the devices you might disable the SPI module, and then re-initialise the module just prior to every new transfer.&amp;nbsp; Of course you will need to have separate SS output signals to each device, and these should not be activated until after initialisation has taken place.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It makes sense to configure the three pins occupied by the SPI module as inputs when the module is disabled, and with internal pullups enabled.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mac&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jul 2009 22:33:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203625#M8262</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2009-07-30T22:33:28Z</dc:date>
    </item>
    <item>
      <title>Re: HCS12 SPI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203626#M8263</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Bigmac,&lt;/P&gt;&lt;P&gt;So, you're saying that it's OK to continuously changing the initialization of the SPI prrior to each data transfer to a different device?&lt;/P&gt;&lt;P&gt;The other thing, you said that I have to have the three pins of SPI internally pulled-up and inputs while SPI is disabled, do I need any sort of delay between the setting the pins and initializing the SPI?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;thank you again..&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jul 2009 22:41:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203626#M8263</guid>
      <dc:creator>prog_ram</dc:creator>
      <dc:date>2009-07-30T22:41:28Z</dc:date>
    </item>
    <item>
      <title>Re: HCS12 SPI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203627#M8264</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Prog_ram,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I know of no adverse consequences for continuously enabling and disabling the SPI module.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;With respect to the GPIO settings, this need be done once only after a POR, when all other GPIO pins, including the two SS signals, are normally initialised. These settings would apply whenever the SPI module is disabled, and would ensure always a defined (high) logic state for the MISO, MOSI and clock pins.&amp;nbsp; Whenever the SPI module is enabled, the module will automatically over-ride the underlying GPIO settings.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mac&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 31 Jul 2009 00:16:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203627#M8264</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2009-07-31T00:16:10Z</dc:date>
    </item>
    <item>
      <title>Re: HCS12 SPI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203628#M8265</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;bigmac, it worked!!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 31 Jul 2009 01:18:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/HCS12-SPI/m-p/203628#M8265</guid>
      <dc:creator>prog_ram</dc:creator>
      <dc:date>2009-07-31T01:18:18Z</dc:date>
    </item>
  </channel>
</rss>

