<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Problem with interrupt controller S12XDP in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189432#M7302</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;S12XD /S12XA XGATE threads can't be interrupted at all.&amp;nbsp;S12XE XGATE is much better in this respect.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 03 Oct 2008 15:02:44 GMT</pubDate>
    <dc:creator>kef</dc:creator>
    <dc:date>2008-10-03T15:02:44Z</dc:date>
    <item>
      <title>Problem with interrupt controller S12XDP</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189429#M7299</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;Hello, I wish to apologise for my English at once................... Has faced the following problem, I program MC9S12XDP512, and I can not understand as to customise priorities of interruptions....... Has written the program where priorities established in register INT_CFDATA for each interruption accordingly, but at occurrence of the enclosed interruption, interruption which interrupts does not come to the end. From the description I have understood that by default in register INT_CFDATA содержиться 0x01, and interrupt priorities are arranged according to layout of interrupt vectors in memory. To change the interrupt priority it is necessary to change contents of register INT_CFDATA. As it is written that it is possible to change priority by means of register INT_XGPRIO how it occurs absolutely not clearly..................... Prompt how to be, from that documentation that for me I can not eat that to understand.......(((((((((&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2008 22:20:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189429#M7299</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2008-09-29T22:20:21Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with interrupt controller S12XDP</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189430#M7300</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Translation engine should apologise for their translation, not you :smileyhappy:.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Don't know if that helps, but:&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;INT_CFDATAx registers are paged.&amp;nbsp;INT_CFADDR register switches the set of interrupt priority settings accessible via INT_CFDATA0 - INT_CFDATA7 memory window.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;It's not enough to rise interrupt priority of specific interrupt. To make interrupt nesting enabled, all interrupt handlers should reenable interrupts using cli instruction or something similar.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 02 Oct 2008 15:55:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189430#M7300</guid>
      <dc:creator>kef</dc:creator>
      <dc:date>2008-10-02T15:55:36Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with interrupt controller S12XDP</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189431#M7301</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Thanks the help, Kef. On the score of nested interruptions I read that it is necessary to be resolved anew interruptions. My problem consisted in that that I thought that it is possible to achieve nested interruptions handled XGATE, and it has appeared what to interrupt its operation the previous procedure will be impossible differently is lost.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 03 Oct 2008 14:03:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189431#M7301</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2008-10-03T14:03:51Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with interrupt controller S12XDP</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189432#M7302</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;S12XD /S12XA XGATE threads can't be interrupted at all.&amp;nbsp;S12XE XGATE is much better in this respect.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 03 Oct 2008 15:02:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Problem-with-interrupt-controller-S12XDP/m-p/189432#M7302</guid>
      <dc:creator>kef</dc:creator>
      <dc:date>2008-10-03T15:02:44Z</dc:date>
    </item>
  </channel>
</rss>

