<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic ECT Function of priority? in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164488#M5295</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Enhanced Capture Timer (ECT) function of the IOS 0 ~ 7 channels with the highest priority?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 23 Nov 2010 14:09:01 GMT</pubDate>
    <dc:creator>Kr_Blue</dc:creator>
    <dc:date>2010-11-23T14:09:01Z</dc:date>
    <item>
      <title>ECT Function of priority?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164488#M5295</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Enhanced Capture Timer (ECT) function of the IOS 0 ~ 7 channels with the highest priority?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Nov 2010 14:09:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164488#M5295</guid>
      <dc:creator>Kr_Blue</dc:creator>
      <dc:date>2010-11-23T14:09:01Z</dc:date>
    </item>
    <item>
      <title>Re: ECT Function of priority?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164489#M5296</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Do you mean which ECT channel has highest interrupt priority? By default higher interrupt priority have interrupts with higher interrupt vector address. Among ECT channels,&amp;nbsp;channel 0 has highest vector address and highest interrupt priority. On S12 you can specify highest priority interrupt using HPRIO register. On S12X you can adjust&amp;nbsp;interrupt priority levels for all interrupts&amp;nbsp;using INT_CFADDR and INT_CFDATAn registers.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Nov 2010 19:54:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164489#M5296</guid>
      <dc:creator>kef</dc:creator>
      <dc:date>2010-11-23T19:54:24Z</dc:date>
    </item>
    <item>
      <title>Re: ECT Function of priority?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164490#M5297</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you for you'r answer.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Dec 2010 15:32:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/ECT-Function-of-priority/m-p/164490#M5297</guid>
      <dc:creator>Kr_Blue</dc:creator>
      <dc:date>2010-12-07T15:32:41Z</dc:date>
    </item>
  </channel>
</rss>

