<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to determine the HCS12 flash FCLKDIV setting in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138046#M2687</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Yes, you are correct. PLL clock replaces the oscillator clock and in either case it is divided by 2 to get the bus clock.&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 28 Nov 2006 15:38:45 GMT</pubDate>
    <dc:creator>Lundin</dc:creator>
    <dc:date>2006-11-28T15:38:45Z</dc:date>
    <item>
      <title>How to determine the HCS12 flash FCLKDIV setting</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138043#M2684</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;DIV&gt;Various application notes decribe how to set FCLKDIV, based on&lt;/DIV&gt;&lt;DIV&gt;"oscillator frequency", "bus clock", "oscillator" etc etc.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Which frequency is it?&lt;/DIV&gt;&lt;DIV&gt;* Crystal frequency&lt;/DIV&gt;&lt;DIV&gt;* Bus frequency&lt;/DIV&gt;&lt;DIV&gt;* PLL frequency&lt;/DIV&gt;&lt;DIV&gt;* etc&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;With a 16MHz crystal and no PLL, how should&amp;nbsp;FCLKDIV be programmed?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Anders J&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Nov 2006 21:45:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138043#M2684</guid>
      <dc:creator>AndersJ</dc:creator>
      <dc:date>2006-11-27T21:45:52Z</dc:date>
    </item>
    <item>
      <title>Re: How to determine the HCS12 flash FCLKDIV setting</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138044#M2685</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Crystal frequency = the number printed on the crystal.&lt;BR /&gt;&lt;BR /&gt;Oscillator frequency = crystal frequency, unless you are using an external oscillator.&lt;BR /&gt;&lt;BR /&gt;PLL frequency = if the PLL is used, it is the same as the oscillator frequency multiplied/divided by a number.&lt;BR /&gt;&lt;BR /&gt;Bus frequency = either the oscillator frequency / 2 (default), or the PLL frequency.&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;FCLKDIV is calculated based on both bus frequency and oscillator, as you can see in the algorithm described in the manual. You need to set it to a value between 150-200kHz. Also note that FCLKDIV is a write-once register, so you need to write everything at once, not bit-by-bit.&lt;BR /&gt;&lt;BR /&gt;Can't give you a register value for 16MHz, but you will probably want to make a generic algorithm working with any frequency anyway.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Nov 2006 22:39:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138044#M2685</guid>
      <dc:creator>Lundin</dc:creator>
      <dc:date>2006-11-27T22:39:00Z</dc:date>
    </item>
    <item>
      <title>Re: How to determine the HCS12 flash FCLKDIV setting</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138045#M2686</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hello,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I agree with all but&amp;nbsp;a small thing I want to flag up.&lt;/DIV&gt;&lt;DIV&gt;Even the PLL clock is divided by 2 before feeding th bus.&lt;/DIV&gt;&lt;DIV&gt;Please see enclosed picture from S12DG128 CRG datasheet.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Alvin.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Nov 2006 23:12:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138045#M2686</guid>
      <dc:creator>Nabla69</dc:creator>
      <dc:date>2006-11-27T23:12:10Z</dc:date>
    </item>
    <item>
      <title>Re: How to determine the HCS12 flash FCLKDIV setting</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138046#M2687</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Yes, you are correct. PLL clock replaces the oscillator clock and in either case it is divided by 2 to get the bus clock.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Nov 2006 15:38:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/How-to-determine-the-HCS12-flash-FCLKDIV-setting/m-p/138046#M2687</guid>
      <dc:creator>Lundin</dc:creator>
      <dc:date>2006-11-28T15:38:45Z</dc:date>
    </item>
  </channel>
</rss>

