<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックPLL not locking on NE64</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137515#M2573</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I'm using the MC9S12NE64. Initially been using the Axiom development board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I've developed our own hardware. I cannot get the PLL to lock.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I've used exactly the same crystal circuit as the Axiom board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Any ideas would be appreciated.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Cheers&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Wayne&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 20 Jun 2007 23:16:09 GMT</pubDate>
    <dc:creator>WayneHowell</dc:creator>
    <dc:date>2007-06-20T23:16:09Z</dc:date>
    <item>
      <title>PLL not locking on NE64</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137515#M2573</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I'm using the MC9S12NE64. Initially been using the Axiom development board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I've developed our own hardware. I cannot get the PLL to lock.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I've used exactly the same crystal circuit as the Axiom board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Any ideas would be appreciated.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Cheers&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Wayne&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Jun 2007 23:16:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137515#M2573</guid>
      <dc:creator>WayneHowell</dc:creator>
      <dc:date>2007-06-20T23:16:09Z</dc:date>
    </item>
    <item>
      <title>Re: PLL not locking on NE64</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137516#M2574</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;I assume that you are also using the same PLL filter as they did between the XFC and VDD PLL pins? And a decoupling capacitor from VDD PLL to VSS PLL? Are your certain you are using the right values?&lt;BR /&gt;&lt;BR /&gt;Is the oscillator circuit working properly? Have you measured the actual frequency? If there is anything wrong with it, the HCS12 will still work in "limp-home" mode around 2MHz, since the self-clock feature is enabled by default out of reset. All timing and baudrates will naturally be messed up, though.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Jun 2007 16:15:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137516#M2574</guid>
      <dc:creator>Lundin</dc:creator>
      <dc:date>2007-06-21T16:15:38Z</dc:date>
    </item>
    <item>
      <title>Re: PLL not locking on NE64</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137517#M2575</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Many thanks - it had indeed gone into 'limp home' mode.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Bad connection on the xtal pin.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Running happily now.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Wayne&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Jun 2007 16:28:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-not-locking-on-NE64/m-p/137517#M2575</guid>
      <dc:creator>WayneHowell</dc:creator>
      <dc:date>2007-06-21T16:28:19Z</dc:date>
    </item>
  </channel>
</rss>

