<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV Microcontrollers中的主题 Re: Sharing I/O and External Bus using Processor Expert</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134868#M2124</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;If it's like the MC9S12, you could only configure the port as GPIO (then bitbang it), or configure the whole port to be an address bus (expanded i/o).&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 06 May 2006 01:03:19 GMT</pubDate>
    <dc:creator>imajeff</dc:creator>
    <dc:date>2006-05-06T01:03:19Z</dc:date>
    <item>
      <title>Sharing I/O and External Bus using Processor Expert</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134867#M2123</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hello,&lt;/DIV&gt;&lt;DIV&gt;I am using the 56F8346 DSP. I want to use A0 thru A10 as the address bus, and then use the remaining A pins as GPIO.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Can I set this up in PE? When I turn on the address bus, PE conflicts with the BitIO beans that I setup for the remaining pins. Can I tell PE that I only want to use certain address and data lines for the external bus?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks,&lt;/DIV&gt;&lt;DIV&gt;Tim&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 May 2006 21:59:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134867#M2123</guid>
      <dc:creator>ETCTim</dc:creator>
      <dc:date>2006-05-05T21:59:31Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing I/O and External Bus using Processor Expert</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134868#M2124</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;If it's like the MC9S12, you could only configure the port as GPIO (then bitbang it), or configure the whole port to be an address bus (expanded i/o).&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 06 May 2006 01:03:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134868#M2124</guid>
      <dc:creator>imajeff</dc:creator>
      <dc:date>2006-05-06T01:03:19Z</dc:date>
    </item>
    <item>
      <title>Re: Sharing I/O and External Bus using Processor Expert</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134869#M2125</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;The current version of Processor Expert allows only to enable/disable the whole external bus. However, this feautre has already been implemented into the next upcoming version of Processor Expert.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;best regards&lt;/DIV&gt;&lt;DIV&gt;Petr Hradsky&lt;/DIV&gt;&lt;DIV&gt;Processor Expert Support Team&lt;/DIV&gt;&lt;DIV&gt;UNIS&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 May 2006 17:17:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Sharing-I-O-and-External-Bus-using-Processor-Expert/m-p/134869#M2125</guid>
      <dc:creator>ProcessorExpert</dc:creator>
      <dc:date>2006-05-10T17:17:00Z</dc:date>
    </item>
  </channel>
</rss>

