<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR  Distinction in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1842849#M19779</link>
    <description>&lt;P&gt;Dear All&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; Woudly you kindly help to provide the&amp;nbsp; document of S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR&amp;nbsp; different ,and the wafer lab&amp;nbsp;&lt;SPAN&gt;explain,thanks.&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Tue, 09 Apr 2024 04:24:47 GMT</pubDate>
    <dc:creator>caesar_song</dc:creator>
    <dc:date>2024-04-09T04:24:47Z</dc:date>
    <item>
      <title>S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR  Distinction</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1842849#M19779</link>
      <description>&lt;P&gt;Dear All&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; Woudly you kindly help to provide the&amp;nbsp; document of S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR&amp;nbsp; different ,and the wafer lab&amp;nbsp;&lt;SPAN&gt;explain,thanks.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 09 Apr 2024 04:24:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1842849#M19779</guid>
      <dc:creator>caesar_song</dc:creator>
      <dc:date>2024-04-09T04:24:47Z</dc:date>
    </item>
    <item>
      <title>Re: S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR  Distinction</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1843177#M19783</link>
      <description>&lt;P&gt;Would you&amp;nbsp; help to provide the PCN for&amp;nbsp;&lt;SPAN&gt;S9S12ZVLS3F0VFMR to S9S12ZVLS3AVFMR,thanks&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 09 Apr 2024 12:19:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1843177#M19783</guid>
      <dc:creator>caesar_song</dc:creator>
      <dc:date>2024-04-09T12:19:40Z</dc:date>
    </item>
    <item>
      <title>Re: S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR  Distinction</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1843185#M19784</link>
      <description>&lt;P&gt;The PCN for&amp;nbsp;S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 09 Apr 2024 12:50:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1843185#M19784</guid>
      <dc:creator>caesar_song</dc:creator>
      <dc:date>2024-04-09T12:50:00Z</dc:date>
    </item>
    <item>
      <title>Re: S9S12ZVLS3F0VFMR and S9S12ZVLS3AVFMR  Distinction</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1847086#M19787</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;S9S12ZVLS3 F0 V&amp;nbsp;F MR &amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;S9S12ZVLS3 A &amp;nbsp;V&amp;nbsp;F MR&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;The F0 means mask set as well as letter A. There were two mask set with different number but the same and the difference was only manufacturing factory.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Because of this, NXP stopped distinguishing the part number in terms of place of manufacture and a new mask set label was invented ... “A”.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;So mask set A is absolutely the same as mask set F0 which means mask 0N22G and corresponding errata list.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;PCN 202103038F01&amp;nbsp; … &lt;SPAN&gt;Issue Date:&lt;/SPAN&gt; &lt;SPAN&gt;Apr 17, 2021&lt;/SPAN&gt;&amp;nbsp; &lt;SPAN&gt;Effective Date:&lt;/SPAN&gt;&lt;SPAN&gt; Jul 16, 2021&lt;/SPAN&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Attached is a file from PCN which explains numbering (I explained above) at slide 5.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Ladislav&lt;/P&gt;</description>
      <pubDate>Mon, 15 Apr 2024 11:11:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S9S12ZVLS3F0VFMR-and-S9S12ZVLS3AVFMR-Distinction/m-p/1847086#M19787</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2024-04-15T11:11:55Z</dc:date>
    </item>
  </channel>
</rss>

