<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PLL lock reset scenario in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651919#M19185</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I want to test my code by reproducing the scenario that causes the PLL lock reset.&lt;/P&gt;&lt;P&gt;I am not sure how to reproduce the PLL lock reset.&lt;/P&gt;&lt;P&gt;Can you help me on this with any test code or other steps to test my application software.&lt;/P&gt;</description>
    <pubDate>Wed, 17 May 2023 09:02:17 GMT</pubDate>
    <dc:creator>RickNash</dc:creator>
    <dc:date>2023-05-17T09:02:17Z</dc:date>
    <item>
      <title>PLL lock reset scenario</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651919#M19185</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I want to test my code by reproducing the scenario that causes the PLL lock reset.&lt;/P&gt;&lt;P&gt;I am not sure how to reproduce the PLL lock reset.&lt;/P&gt;&lt;P&gt;Can you help me on this with any test code or other steps to test my application software.&lt;/P&gt;</description>
      <pubDate>Wed, 17 May 2023 09:02:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651919#M19185</guid>
      <dc:creator>RickNash</dc:creator>
      <dc:date>2023-05-17T09:02:17Z</dc:date>
    </item>
    <item>
      <title>Re: PLL lock reset scenario</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651986#M19186</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;What is an MCU you use?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Ladislav&lt;/P&gt;</description>
      <pubDate>Wed, 17 May 2023 10:28:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651986#M19186</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2023-05-17T10:28:36Z</dc:date>
    </item>
    <item>
      <title>Re: PLL lock reset scenario</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651988#M19187</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;plus...&amp;nbsp; I hope you mean PLL lock interrupt. Or do you mean&amp;nbsp; Clock monitor reset?&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Ladislav&lt;/P&gt;</description>
      <pubDate>Wed, 17 May 2023 10:32:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/PLL-lock-reset-scenario/m-p/1651988#M19187</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2023-05-17T10:32:04Z</dc:date>
    </item>
  </channel>
</rss>

