<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックSTOP and Wakeup</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/STOP-and-Wakeup/m-p/1456020#M18649</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I use the CAN wakeup interrupt to wake up the s12z from pseudo stop mode.&lt;/P&gt;&lt;P&gt;In the CAN receive ISR，I use the instruction “STOP” to make the cpu into the&amp;nbsp;&amp;nbsp;pseudo stop&lt;SPAN&gt;&amp;nbsp;mode：&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;interrupt void CAN_Receive_IRQHandle(void){&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;....&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;EnableInterrupts;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;asm ANDCC #0x7F;&amp;nbsp;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;asm STOP;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;......&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;}&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;I find the CPU enter the&amp;nbsp;pseudo stop&lt;SPAN&gt;&amp;nbsp;mode successfully,but I can not wake up the CPU by CAN wakeup interrupt.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In addition,if I write the instruction “STOP” in the “main” function，the CPU is waken up successfully.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I want to known whether I can "STOP" in the ISR,and what I need to pay attention to？&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 11 May 2022 03:33:57 GMT</pubDate>
    <dc:creator>SCort_li</dc:creator>
    <dc:date>2022-05-11T03:33:57Z</dc:date>
    <item>
      <title>STOP and Wakeup</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/STOP-and-Wakeup/m-p/1456020#M18649</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I use the CAN wakeup interrupt to wake up the s12z from pseudo stop mode.&lt;/P&gt;&lt;P&gt;In the CAN receive ISR，I use the instruction “STOP” to make the cpu into the&amp;nbsp;&amp;nbsp;pseudo stop&lt;SPAN&gt;&amp;nbsp;mode：&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;interrupt void CAN_Receive_IRQHandle(void){&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;....&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;EnableInterrupts;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;asm ANDCC #0x7F;&amp;nbsp;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;asm STOP;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;......&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#FF6600"&gt;}&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;I find the CPU enter the&amp;nbsp;pseudo stop&lt;SPAN&gt;&amp;nbsp;mode successfully,but I can not wake up the CPU by CAN wakeup interrupt.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;In addition,if I write the instruction “STOP” in the “main” function，the CPU is waken up successfully.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I want to known whether I can "STOP" in the ISR,and what I need to pay attention to？&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 03:33:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/STOP-and-Wakeup/m-p/1456020#M18649</guid>
      <dc:creator>SCort_li</dc:creator>
      <dc:date>2022-05-11T03:33:57Z</dc:date>
    </item>
    <item>
      <title>Re: STOP and Wakeup</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/STOP-and-Wakeup/m-p/1456399#M18652</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/192764"&gt;@SCort_li&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Normally, this ISR can't be preempted by itself or by an interrupt with the same or lower priority.&lt;/P&gt;
&lt;P&gt;If you need this ISR to be preempted by itself, you would need to overwrite the&amp;nbsp;Condition Code Register (CCR) of the core, bits IPL[2:0] holds the current priority level.&lt;/P&gt;
&lt;P&gt;For more information please refer to CPU S12Z Reference Manual&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="danielmartynek_0-1652270192507.png" style="width: 812px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/179530i4E1815BD34833207/image-dimensions/812x349?v=v2" width="812" height="349" role="button" title="danielmartynek_0-1652270192507.png" alt="danielmartynek_0-1652270192507.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/additional-mpu-mcus-architectures/s12-magniv-mixed-signal-mcus/s12zvc-mixed-signal-mcu-for-automotive-industrial-can-applications:S12ZVC" target="_blank"&gt;https://www.nxp.com/products/processors-and-microcontrollers/additional-mpu-mcus-architectures/s12-magniv-mixed-signal-mcus/s12zvc-mixed-signal-mcu-for-automotive-industrial-can-applications:S12ZVC&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Daniel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 11:57:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/STOP-and-Wakeup/m-p/1456399#M18652</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2022-05-11T11:57:22Z</dc:date>
    </item>
  </channel>
</rss>

