<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Help with MC9S12XEG128 IIC in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009379#M16954</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/hansonhe"&gt;hansonhe&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;S12XEG and S12ZVC have the same IICV3 module, so you can refer to the example posted here:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/492521"&gt;Internal I2C single Byte Read&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR, Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 Nov 2019 11:26:18 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2019-11-21T11:26:18Z</dc:date>
    <item>
      <title>Help with MC9S12XEG128 IIC</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009377#M16952</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We are using a MC9S12XEG128 microprocessor. We work as master i2c, need to communicate with slave PCF85162 chip using IIC. &lt;BR /&gt;The program sometimes run at below ack code when board power on. We want to know how to restore I2C bus, such as reset I2C module or exit this while.&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;while(IIC0_IBSR_RXAK);&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Do you have some method for this? We try add below&amp;nbsp;Illegal address jump when overflow is more than 65530, but it didn't work.&amp;nbsp;&lt;/P&gt;&lt;P&gt;asm JMP 0xD000;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We attached some code as below for review, thanks.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;IIC0_IBCR_MS_SL = 1; // Set transmit and master mode &lt;BR /&gt; IIC0_IBCR_TX_RX = 1; // And generate start condition &lt;BR /&gt; &lt;BR /&gt; IIC0_IBDR = 0x70; // Adress the slave and set up for master transmit &lt;BR /&gt; while (!IIC0_IBSR_IBIF); // wait until IBIF (no time overflow considered!)&lt;BR /&gt; IIC0_IBSR_IBIF=1; // clear the interrupt event flag&lt;/P&gt;&lt;P&gt;while(IIC0_IBSR_RXAK) {&lt;BR /&gt; ++overflow;&lt;BR /&gt; if(overflow&amp;gt;65530) {&lt;BR /&gt; overflow=0 return;&lt;BR /&gt; }&lt;BR /&gt; }&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Nov 2019 02:17:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009377#M16952</guid>
      <dc:creator>hansonhe</dc:creator>
      <dc:date>2019-11-19T02:17:15Z</dc:date>
    </item>
    <item>
      <title>Re: Help with MC9S12XEG128 IIC</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009378#M16953</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is wrong to wait for RXAK. You always should wait for IBIF, transfer complete. Once RX ir TX transfer is complete and if it was TX, RXAK reflects the status of ACK from receiver. Receiver, depending on its protocol may never&amp;nbsp;ACK at all.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Edward&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 Nov 2019 15:54:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009378#M16953</guid>
      <dc:creator>kef2</dc:creator>
      <dc:date>2019-11-20T15:54:41Z</dc:date>
    </item>
    <item>
      <title>Re: Help with MC9S12XEG128 IIC</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009379#M16954</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/hansonhe"&gt;hansonhe&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;S12XEG and S12ZVC have the same IICV3 module, so you can refer to the example posted here:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/492521"&gt;Internal I2C single Byte Read&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR, Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Nov 2019 11:26:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Help-with-MC9S12XEG128-IIC/m-p/1009379#M16954</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2019-11-21T11:26:18Z</dc:date>
    </item>
  </channel>
</rss>

