<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックRe: S12X Boot-loader Application configuration</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-Boot-loader-Application-configuration/m-p/951687#M16658</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The only things necessary to be changed are described in the chapter “6 how to write a user application”. The interrupt table can be placed anywhere in local memory, for example somewhere between 0xC000~0xEFDF. For example just on the beginning 0xC000. Then, of course, at the application start the IVBR must be changed to point to a newly placed vector table.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ladislav&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 10 Sep 2019 13:54:54 GMT</pubDate>
    <dc:creator>lama</dc:creator>
    <dc:date>2019-09-10T13:54:54Z</dc:date>
    <item>
      <title>S12X Boot-loader Application configuration</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-Boot-loader-Application-configuration/m-p/951686#M16657</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are planning to use S12X boot-loader for our project.&lt;BR /&gt;We are referring user guide &lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN4258.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN4258.pdf&lt;/A&gt;&lt;/STRONG&gt;&lt;/SPAN&gt; and supporting SW package with application note&lt;BR /&gt;We have used interrupts in our code and generated code using Processor Expert.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In section number 6 in AN4258.pdf, it mentions that&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"If interrupts are used:&lt;BR /&gt;4. Trim the segment ROM_4000 from the original size 0x4000–0x7FFF to 0x4000–0x7F0F. The area 0x7F10–0x7FFF&lt;BR /&gt;will be used for the relocated interrupt vector table."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have change the memory architecture as per our requirements, summery of project.prm file as below&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82943iACE6C4A4480844D3/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;NAMES&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;END&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;SEGMENTS /* Here all RAM/ROM areas of the device are listed. Used in PLACEMENT below. */&lt;BR /&gt; RAM = READ_WRITE 0x2000 TO 0x7FFF;&lt;BR /&gt; ROM_C000 = READ_ONLY 0xC000 TO 0xFEFF;&lt;BR /&gt; PAGE_C0 = READ_ONLY 0xC08000 TO 0xC0BFFF;&lt;BR /&gt; PAGE_C1 = READ_ONLY 0xC18000 TO 0xC1BFFF;&lt;BR /&gt; PAGE_C2 = READ_ONLY 0xC28000 TO 0xC2BFFF;&lt;BR /&gt; PAGE_C3 = READ_ONLY 0xC38000 TO 0xC3BFFF;&lt;BR /&gt; PAGE_C4 = READ_ONLY 0xC48000 TO 0xC4BFFF;&lt;BR /&gt; PAGE_C5 = READ_ONLY 0xC58000 TO 0xC5BFFF;&lt;BR /&gt; PAGE_C6 = READ_ONLY 0xC68000 TO 0xC6BFFF;&lt;BR /&gt; PAGE_C7 = READ_ONLY 0xC78000 TO 0xC7BFFF;&lt;BR /&gt; PAGE_C8 = READ_ONLY 0xC88000 TO 0xC8BFFF;&lt;BR /&gt; PAGE_C9 = READ_ONLY 0xC98000 TO 0xC9BFFF;&lt;BR /&gt; PAGE_CA = READ_ONLY 0xCA8000 TO 0xCABFFF;&lt;BR /&gt; PAGE_CB = READ_ONLY 0xCB8000 TO 0xCBBFFF;&lt;BR /&gt; PAGE_CC = READ_ONLY 0xCC8000 TO 0xCCBFFF;&lt;BR /&gt; PAGE_CD = READ_ONLY 0xCD8000 TO 0xCDBFFF;&lt;BR /&gt; PAGE_CE = READ_ONLY 0xCE8000 TO 0xCEBFFF;&lt;BR /&gt; PAGE_CF = READ_ONLY 0xCF8000 TO 0xCFBFFF;&lt;BR /&gt; PAGE_D0 = READ_ONLY 0xD08000 TO 0xD0BFFF;&lt;BR /&gt; PAGE_D1 = READ_ONLY 0xD18000 TO 0xD1BFFF;&lt;BR /&gt; PAGE_D2 = READ_ONLY 0xD28000 TO 0xD2BFFF;&lt;BR /&gt; PAGE_D3 = READ_ONLY 0xD38000 TO 0xD3BFFF;&lt;BR /&gt; PAGE_D4 = READ_ONLY 0xD48000 TO 0xD4BFFF;&lt;BR /&gt; PAGE_D5 = READ_ONLY 0xD58000 TO 0xD5BFFF;&lt;BR /&gt; PAGE_D6 = READ_ONLY 0xD68000 TO 0xD6BFFF;&lt;BR /&gt; PAGE_D7 = READ_ONLY 0xD78000 TO 0xD7BFFF;&lt;BR /&gt; PAGE_D8 = READ_ONLY 0xD88000 TO 0xD8BFFF;&lt;BR /&gt; PAGE_D9 = READ_ONLY 0xD98000 TO 0xD9BFFF;&lt;BR /&gt; PAGE_DA = READ_ONLY 0xDA8000 TO 0xDABFFF;&lt;BR /&gt; PAGE_DB = READ_ONLY 0xDB8000 TO 0xDBBFFF;&lt;BR /&gt; PAGE_DC = READ_ONLY 0xDC8000 TO 0xDCBFFF;&lt;BR /&gt; PAGE_DD = READ_ONLY 0xDD8000 TO 0xDDBFFF;&lt;BR /&gt; PAGE_DE = READ_ONLY 0xDE8000 TO 0xDEBFFF;&lt;BR /&gt; PAGE_DF = READ_ONLY 0xDF8000 TO 0xDFBFFF;&lt;BR /&gt; PAGE_E0 = READ_ONLY 0xE08000 TO 0xE0BFFF;&lt;BR /&gt; PAGE_E1 = READ_ONLY 0xE18000 TO 0xE1BFFF;&lt;BR /&gt; PAGE_E2 = READ_ONLY 0xE28000 TO 0xE2BFFF;&lt;BR /&gt; PAGE_E3 = READ_ONLY 0xE38000 TO 0xE3BFFF;&lt;BR /&gt; PAGE_E4 = READ_ONLY 0xE48000 TO 0xE4BFFF;&lt;BR /&gt; PAGE_E5 = READ_ONLY 0xE58000 TO 0xE5BFFF;&lt;BR /&gt; PAGE_E6 = READ_ONLY 0xE68000 TO 0xE6BFFF;&lt;BR /&gt; PAGE_E7 = READ_ONLY 0xE78000 TO 0xE7BFFF;&lt;BR /&gt; PAGE_E8 = READ_ONLY 0xE88000 TO 0xE8BFFF;&lt;BR /&gt; PAGE_E9 = READ_ONLY 0xE98000 TO 0xE9BFFF;&lt;BR /&gt; PAGE_EA = READ_ONLY 0xEA8000 TO 0xEABFFF;&lt;BR /&gt; PAGE_EB = READ_ONLY 0xEB8000 TO 0xEBBFFF;&lt;BR /&gt; PAGE_EC = READ_ONLY 0xEC8000 TO 0xECBFFF;&lt;BR /&gt; PAGE_ED = READ_ONLY 0xED8000 TO 0xEDBFFF;&lt;BR /&gt; PAGE_EE = READ_ONLY 0xEE8000 TO 0xEEBFFF;&lt;BR /&gt; PAGE_EF = READ_ONLY 0xEF8000 TO 0xEFBFFF;&lt;BR /&gt; PAGE_F0 = READ_ONLY 0xF08000 TO 0xF0BFFF;&lt;BR /&gt; PAGE_F1 = READ_ONLY 0xF18000 TO 0xF1BFFF;&lt;BR /&gt; PAGE_F2 = READ_ONLY 0xF28000 TO 0xF2BFFF;&lt;BR /&gt; PAGE_F3 = READ_ONLY 0xF38000 TO 0xF3BFFF;&lt;BR /&gt; PAGE_F4 = READ_ONLY 0xF48000 TO 0xF4BFFF;&lt;BR /&gt; PAGE_F5 = READ_ONLY 0xF58000 TO 0xF5BFFF;&lt;BR /&gt; PAGE_F6 = READ_ONLY 0xF68000 TO 0xF6BFFF;&lt;BR /&gt; PAGE_F7 = READ_ONLY 0xF78000 TO 0xF7BFFF;&lt;BR /&gt; PAGE_F8 = READ_ONLY 0xF88000 TO 0xF8BFFF;&lt;BR /&gt; PAGE_F9 = READ_ONLY 0xF98000 TO 0xF9BFFF;&lt;BR /&gt; PAGE_FA = READ_ONLY 0xFA8000 TO 0xFABFFF;&lt;BR /&gt; PAGE_FB = READ_ONLY 0xFB8000 TO 0xFBBFFF;&lt;BR /&gt; PAGE_FC = READ_ONLY 0xFC8000 TO 0xFCBFFF;&lt;BR /&gt; PAGE_FD = READ_ONLY 0xFD8000 TO 0xFDBFFF;&lt;BR /&gt; PAGE_FE = READ_ONLY 0xFE8000 TO 0xFEBFFF;&lt;BR /&gt;END&lt;/P&gt;&lt;P&gt;####&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;We want to understand:&lt;BR /&gt;1. As per our memory configuration ROM_4000 section in absent but address range is present, what changes should we do for the boot-loader implementation.&lt;BR /&gt;2. What all additional things we need to do apart from mentioned in AN4258 if we want to implement boot-loader on application with processor expert&lt;BR /&gt;------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;TABLE&gt;&lt;/TABLE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Sep 2019 06:39:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-Boot-loader-Application-configuration/m-p/951686#M16657</guid>
      <dc:creator>vikasgavhane</dc:creator>
      <dc:date>2019-09-05T06:39:28Z</dc:date>
    </item>
    <item>
      <title>Re: S12X Boot-loader Application configuration</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-Boot-loader-Application-configuration/m-p/951687#M16658</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The only things necessary to be changed are described in the chapter “6 how to write a user application”. The interrupt table can be placed anywhere in local memory, for example somewhere between 0xC000~0xEFDF. For example just on the beginning 0xC000. Then, of course, at the application start the IVBR must be changed to point to a newly placed vector table.&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ladislav&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Sep 2019 13:54:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-Boot-loader-Application-configuration/m-p/951687#M16658</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2019-09-10T13:54:54Z</dc:date>
    </item>
  </channel>
</rss>

