<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックRe: S12ZVL EEPROM Cell Life</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12ZVL-EEPROM-Cell-Life/m-p/677095#M14188</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Charudatta,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is combined, it will be count as 1 cycle because for each write an erase is required.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Max endurance is not specified. As you can see in the RM Table E-3, footnote 3. The typical endurance is evaluated at 25C. For more information on how NXP defines typical endurance please refer to &lt;A href="http://www.nxp.com/docs/en/engineering-bulletin/EB619.pdf"&gt;Engineering Bulletin EB619&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Machine exceptions are triggered only upon detection of double-bit ECC error. Single-bit ECC errors are correctable. EEPROM commands verify whether program/erase operation has been successful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 25 Jul 2017 08:10:22 GMT</pubDate>
    <dc:creator>danielmartynek</dc:creator>
    <dc:date>2017-07-25T08:10:22Z</dc:date>
    <item>
      <title>S12ZVL EEPROM Cell Life</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12ZVL-EEPROM-Cell-Life/m-p/677094#M14187</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As per TRM EEPROM cell min life is 100k and typical life is 500k, I have some doubts regarding this.&lt;/P&gt;&lt;P&gt;Requesting help for the same.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1) EEPROM cell life is 100k/500k&amp;nbsp; is one life Iteration cycle means Erase and program operation combined or it will count as two life iteration cycle.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2) What is maximum life for particular EEPROM cell in normal condition?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3) If the EEPROM cell is damage or Life of that cell is over, what will happens if we are trying to perform Erase , program and read operation on that cell ?&lt;/P&gt;&lt;P&gt;is S12zvl MCU&amp;nbsp; will generate any Machine Exception while performing any operation on damage cell ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank You !!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Charudatta&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 21 Jul 2017 07:51:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12ZVL-EEPROM-Cell-Life/m-p/677094#M14187</guid>
      <dc:creator>charudattaingal</dc:creator>
      <dc:date>2017-07-21T07:51:58Z</dc:date>
    </item>
    <item>
      <title>Re: S12ZVL EEPROM Cell Life</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12ZVL-EEPROM-Cell-Life/m-p/677095#M14188</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Charudatta,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is combined, it will be count as 1 cycle because for each write an erase is required.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Max endurance is not specified. As you can see in the RM Table E-3, footnote 3. The typical endurance is evaluated at 25C. For more information on how NXP defines typical endurance please refer to &lt;A href="http://www.nxp.com/docs/en/engineering-bulletin/EB619.pdf"&gt;Engineering Bulletin EB619&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Machine exceptions are triggered only upon detection of double-bit ECC error. Single-bit ECC errors are correctable. EEPROM commands verify whether program/erase operation has been successful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Daniel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Jul 2017 08:10:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12ZVL-EEPROM-Cell-Life/m-p/677095#M14188</guid>
      <dc:creator>danielmartynek</dc:creator>
      <dc:date>2017-07-25T08:10:22Z</dc:date>
    </item>
  </channel>
</rss>

