<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV Microcontrollers中的主题 Re: S12X - EEE - Not applying RAM changes to NVM?</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611023#M13181</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for your detailed answer, Radek Sekar!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is what I was hoping for. ^^&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Mar 2017 07:44:37 GMT</pubDate>
    <dc:creator>saschapfengler</dc:creator>
    <dc:date>2017-03-27T07:44:37Z</dc:date>
    <item>
      <title>S12X - EEE - Not applying RAM changes to NVM?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611021#M13179</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi there!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I was reading this sentence in AN3490...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"If more data is written to the same EEE RAM location before previous data has been programmed to the&lt;BR /&gt;EEE NVM by the memory controller (because it was busy or the EEE is disabled), only the RAM contents&lt;BR /&gt;will be updated; the increment of the counter will remain valid from first data write to the EEE RAM."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;...and was wondering if this meant, that changes in EEE RAM may not always be applied to&amp;nbsp;D-Flash / EEE NVM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As I understand this:&lt;/P&gt;&lt;P&gt;start&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0xFFFF&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;write to EEE-RAM:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;EEE-RAM content: 0x0000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;EEE-NV content: 0xFFFF&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;-&amp;gt; Start of EEE-NV Write&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;EEE-RAM content: 0x0000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x????&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt; While EEE-NV Write in progress: Change to EEE-RAM content (No Write Counter increment?)&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;EEE-RAM content: 0x00AA&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x????&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt; EEE-NV Write Operation finished (Write Counter decrement)&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;EEE-RAM content: 0x00AA&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x0000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt; No new EEE-NV Write triggered automatically?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 23 Mar 2017 07:38:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611021#M13179</guid>
      <dc:creator>saschapfengler</dc:creator>
      <dc:date>2017-03-23T07:38:07Z</dc:date>
    </item>
    <item>
      <title>Re: S12X - EEE - Not applying RAM changes to NVM?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611022#M13180</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sascha,&lt;/P&gt;&lt;P&gt;This is not that case.&lt;/P&gt;&lt;P&gt;“If more data is written to the same EEE RAM location before previous data has been programmed” means more than one write.&lt;/P&gt;&lt;P&gt;start&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0xFFFF&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;write to EEE-RAM:&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x0000&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-&amp;gt; Start of EEE-NV Write&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x0000&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;write 0x00AA to EEE-RAM:&lt;/P&gt;&lt;P&gt;-&amp;gt; While EEE-NV Write in progress: New task is entered into queue. (Write Counter increment)&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x00AA&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;write 0x00BB to EEE-RAM:&lt;/P&gt;&lt;P&gt;-&amp;gt; While EEE-NV Write in progress: Since more than one data is written to the same EEE RAM location, new task is not entered into queue. (No Write Counter increment)&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x00BB&lt;/P&gt;&lt;P&gt;EEE-NV content: 0xFFFF&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-&amp;gt; EEE-NV Write Operation finished (one task still in a queue)&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x00BB&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x0000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-&amp;gt; Start of EEE-NV Write&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x00BB&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x0000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-&amp;gt; EEE-NV Write Operation finished (one task still in a queue)&lt;/P&gt;&lt;P&gt;EEE-RAM content: 0x00BB&lt;/P&gt;&lt;P&gt;EEE-NV content: 0x00BB&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Note: there isn’t any direct mapping between EEE-RAM address and EEE-NV content address. The EEE-NV content is the last record with some ID (that refers to EEE-RAM address) in Active/Full sectors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope it helps you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Radek&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 23 Mar 2017 13:51:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611022#M13180</guid>
      <dc:creator>RadekS</dc:creator>
      <dc:date>2017-03-23T13:51:11Z</dc:date>
    </item>
    <item>
      <title>Re: S12X - EEE - Not applying RAM changes to NVM?</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611023#M13181</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for your detailed answer, Radek Sekar!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is what I was hoping for. ^^&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Mar 2017 07:44:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S12X-EEE-Not-applying-RAM-changes-to-NVM/m-p/611023#M13181</guid>
      <dc:creator>saschapfengler</dc:creator>
      <dc:date>2017-03-27T07:44:37Z</dc:date>
    </item>
  </channel>
</rss>

