<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic S912ZVML128 GDUCTR/GDUDSLVL Configuration in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547398#M12689</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dears,&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Have anybody confirmed GBKTIM2 &amp;amp; GBKTIM1 can be configured in S912ZVML128 , and GDUDSLVL can be cofigured in S912ZVML128?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Thanks,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 22 Aug 2016 13:54:59 GMT</pubDate>
    <dc:creator>dannydeng</dc:creator>
    <dc:date>2016-08-22T13:54:59Z</dc:date>
    <item>
      <title>S912ZVML128 GDUCTR/GDUDSLVL Configuration</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547398#M12689</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dears,&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Have anybody confirmed GBKTIM2 &amp;amp; GBKTIM1 can be configured in S912ZVML128 , and GDUDSLVL can be cofigured in S912ZVML128?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Thanks,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 22 Aug 2016 13:54:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547398#M12689</guid>
      <dc:creator>dannydeng</dc:creator>
      <dc:date>2016-08-22T13:54:59Z</dc:date>
    </item>
    <item>
      <title>Re: S912ZVML128 GDUCTR/GDUDSLVL Configuration</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547399#M12690</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ray,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Why do you have doubts about configuring these GDU registers bits?&lt;/P&gt;&lt;P&gt;The S912ZVML128 has GDU module version V4 the two bits, GDSFHS and GDSFLS, are not available on GDUV4.&lt;/P&gt;&lt;P&gt;But GBKTIM1/2 are available on all GDU versions (4,5 and 6). So they are writable.&lt;/P&gt;&lt;P&gt;Haven't you overlooked the note about GBKTIM1/2?&lt;/P&gt;&lt;P&gt;NOTE :&lt;BR /&gt;The register bits GBKTIM1 and GBKTIM2 must be set to the required values before the PWM channel isactivated. Once the PWM channel is activated, the value of GBKTIM1 &amp;amp; GBKTIM2 must not change. If a different blanking time is required, the PWM channel has to be turned off before new values to GBKTIM1 &amp;amp; GBKTIM2 are written.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;iggi&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 23 Aug 2016 14:02:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547399#M12690</guid>
      <dc:creator>iggi</dc:creator>
      <dc:date>2016-08-23T14:02:49Z</dc:date>
    </item>
    <item>
      <title>Re: S912ZVML128 GDUCTR/GDUDSLVL Configuration</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547400#M12691</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Iggi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Thanks for your kindly response.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; As I found the filter time not the value I set before sometimes. I will check it again.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and Best Regards,&lt;/P&gt;&lt;P&gt;Ray Deng&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 24 Aug 2016 13:49:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/S912ZVML128-GDUCTR-GDUDSLVL-Configuration/m-p/547400#M12691</guid>
      <dc:creator>dannydeng</dc:creator>
      <dc:date>2016-08-24T13:49:26Z</dc:date>
    </item>
  </channel>
</rss>

