<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Ipp and IOCD on S12ZVL in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354416#M10582</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Ikki&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;These specifications are valid for each individual pin.&lt;/P&gt;&lt;P&gt;However please note that the specification is not valid for PP3 nor PP5 in package options without a VSSX2 pin.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;DPB&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 17 Dec 2014 12:34:22 GMT</pubDate>
    <dc:creator>DPB</dc:creator>
    <dc:date>2014-12-17T12:34:22Z</dc:date>
    <item>
      <title>Ipp and IOCD on S12ZVL</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354415#M10581</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Let me just clarify.&lt;/P&gt;&lt;P&gt;There are specs about PP1,3 and 5 on S12ZVL RM rev1.01 Table A-9 #12&amp;amp;13&lt;/P&gt;&lt;P&gt;&amp;nbsp; Maximum allowed continuous current Ipp : -10 — +25 mA&lt;/P&gt;&lt;P&gt;&amp;nbsp; Over-current Detect Threshold IOCD : +40 — +80 mA&lt;/P&gt;&lt;P&gt; About these specs for sum of PP1,3 and 5? or for each port?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Ikki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 16 Dec 2014 14:10:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354415#M10581</guid>
      <dc:creator>ikkishingu</dc:creator>
      <dc:date>2014-12-16T14:10:25Z</dc:date>
    </item>
    <item>
      <title>Re: Ipp and IOCD on S12ZVL</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354416#M10582</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Ikki&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;These specifications are valid for each individual pin.&lt;/P&gt;&lt;P&gt;However please note that the specification is not valid for PP3 nor PP5 in package options without a VSSX2 pin.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;DPB&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Dec 2014 12:34:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354416#M10582</guid>
      <dc:creator>DPB</dc:creator>
      <dc:date>2014-12-17T12:34:22Z</dc:date>
    </item>
    <item>
      <title>Re: Ipp and IOCD on S12ZVL</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354417#M10583</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello DPB san,&lt;/P&gt;&lt;P&gt;Thank you! It makes sense to me!&lt;/P&gt;&lt;P&gt;Ikki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 18 Dec 2014 00:17:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Ipp-and-IOCD-on-S12ZVL/m-p/354417#M10583</guid>
      <dc:creator>ikkishingu</dc:creator>
      <dc:date>2014-12-18T00:17:17Z</dc:date>
    </item>
  </channel>
</rss>

