<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>S12 / MagniV MicrocontrollersのトピックRe: Performance comparison between S12 core and ARM7TDMI</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319776#M10369</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi iggi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would appreciate for your reply and helpful information.&lt;/P&gt;&lt;P&gt;Thank you very much for your cooperation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Yosuke Ohkuma&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 22 Jul 2014 07:46:42 GMT</pubDate>
    <dc:creator>yosukeohkuma</dc:creator>
    <dc:date>2014-07-22T07:46:42Z</dc:date>
    <item>
      <title>Performance comparison between S12 core and ARM7TDMI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319774#M10367</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, As for just a reference, I would like to know a MIPS performance of S12 core.&lt;/P&gt;&lt;P&gt;Our competitor, Analog devises, proposes an ARM7TDMI core's MCU. Our customer needs to calculate a floating point processing.&lt;/P&gt;&lt;P&gt;According to currently evaluation result, ARM7TDMI has an advantage. Of course, ARM7TDMI might be good performance because it is 32bit architecture, but I would like to recognize the S12 core's MIPS performance.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Yosuke Ohkuma&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Jul 2014 08:07:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319774#M10367</guid>
      <dc:creator>yosukeohkuma</dc:creator>
      <dc:date>2014-07-14T08:07:38Z</dc:date>
    </item>
    <item>
      <title>Re: Performance comparison between S12 core and ARM7TDMI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319775#M10368</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yosuke,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;In case of RISC architecture the MIPS value means that the device runs with a bus cycle and that executes a single instruction for a single bus cycle. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;However, the best value that can give you more of reference is the Max Bus Frequency rather than the MIPS. &lt;BR /&gt; In the case of S12(X), the architecture of devices make that the instructions take different time to execute. Some instructions take 1 bus cycle, other can take more than 5 bus cycles depending on the complexity of the instruction. So it's not very easy to just list a value to evaluate the CPU performance (MIPS value).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;SPAN&gt;But if you want to check the execution time of HCSx12 instruction, you can find the information in Table A-2. of S12XCPURM at &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="http://www.freescale.com/files/microcontrollers/doc/ref_manual/S12XCPUV2.pdf"&gt;http://www.freescale.com/files/microcontrollers/doc/ref_manual/S12XCPUV2.pdf&lt;/A&gt;&lt;SPAN&gt; which can give you a more precise execution time for each instruction. &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;For example, INCA needs 1 bus cycle while EDIV needs 11 bus cycles, which means the &lt;STRONG&gt;MIPS&lt;/STRONG&gt; value for INCA would be 25 and EDIV is about 2.5 while CPU works at 25MHz Bus Frequency.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;So for example:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;- the S12P line max bus freq is 32MHz;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;- &lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;the S12G line max bus freq is 25MHz;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;- the S12XE line has maximum bus clock frequency at 50MHz, plus XGATE RISC coprocessor core which can give up to 80MIPS, so all in all, theoretically around 100MIPS.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;More comparison between various S12(X) families you can find here:&lt;BR /&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/support_info/MC9S12_X_CORE_DIFF.pdf" title="http://cache.freescale.com/files/microcontrollers/doc/support_info/MC9S12_X_CORE_DIFF.pdf"&gt;&lt;/A&gt;&lt;A href="http://cache.freescale.com/files/microcontrollers/doc/support_info/MC9S12_X_CORE_DIFF.pdf" target="test_blank"&gt;http://cache.freescale.com/files/microcontrollers/doc/support_info/MC9S12_X_CORE_DIFF.pdf&lt;/A&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;Hope the info helps.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;iggi&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 16 Jul 2014 12:39:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319775#M10368</guid>
      <dc:creator>iggi</dc:creator>
      <dc:date>2014-07-16T12:39:14Z</dc:date>
    </item>
    <item>
      <title>Re: Performance comparison between S12 core and ARM7TDMI</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319776#M10369</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi iggi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would appreciate for your reply and helpful information.&lt;/P&gt;&lt;P&gt;Thank you very much for your cooperation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Yosuke Ohkuma&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Jul 2014 07:46:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/Performance-comparison-between-S12-core-and-ARM7TDMI/m-p/319776#M10369</guid>
      <dc:creator>yosukeohkuma</dc:creator>
      <dc:date>2014-07-22T07:46:42Z</dc:date>
    </item>
  </channel>
</rss>

