<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: external memory accessing for MC9S12XDP512 in S12 / MagniV Microcontrollers</title>
    <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280958#M10018</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;According to Figure 1-3. S12X CPU &amp;amp; BDM Global Address Mapping, CS2 is active in global address range from 0x100000'G to 0x1FFFFF'G with internal EEPROM memory hole at 0x13F000'G..0x13FFFF'G. This further gives you two choices&lt;/P&gt;&lt;P&gt;1) use global memory addressing for any CS2 address 0x100000'G..0x13EFFF'G and 0x140000'G..0x1FFFFF'G,&lt;/P&gt;&lt;P&gt;2) below the address 0x140000'G, from 0x100000'G to 0x13EFFF'G you can use EPAGE memory window to access your device. To access one of these global address X, write ((X / 4096 ) &amp;amp; 0xFF) to EPAGE register and access data at nonbanked address ((X % 4096) + 0x800).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;(Probably you have lots of external memory? Else it wouldn't make sense to interface external uart via external memory bus. S12XE with more SCI's or external SPI&amp;lt;-&amp;gt;UART's are certainly easier to go)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Nov 2013 10:59:30 GMT</pubDate>
    <dc:creator>kef2</dc:creator>
    <dc:date>2013-11-15T10:59:30Z</dc:date>
    <item>
      <title>external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280957#M10017</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;i am using MC9S12XDP512, i have connected an external uart to the MCU. used ~cs2 as chip selection and i am using C as a programming. i am unable to access external memory.. how to access(read and write) external memory. please share examples....&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Nov 2013 10:35:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280957#M10017</guid>
      <dc:creator>durfalakshmi</dc:creator>
      <dc:date>2013-11-15T10:35:06Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280958#M10018</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;According to Figure 1-3. S12X CPU &amp;amp; BDM Global Address Mapping, CS2 is active in global address range from 0x100000'G to 0x1FFFFF'G with internal EEPROM memory hole at 0x13F000'G..0x13FFFF'G. This further gives you two choices&lt;/P&gt;&lt;P&gt;1) use global memory addressing for any CS2 address 0x100000'G..0x13EFFF'G and 0x140000'G..0x1FFFFF'G,&lt;/P&gt;&lt;P&gt;2) below the address 0x140000'G, from 0x100000'G to 0x13EFFF'G you can use EPAGE memory window to access your device. To access one of these global address X, write ((X / 4096 ) &amp;amp; 0xFF) to EPAGE register and access data at nonbanked address ((X % 4096) + 0x800).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;(Probably you have lots of external memory? Else it wouldn't make sense to interface external uart via external memory bus. S12XE with more SCI's or external SPI&amp;lt;-&amp;gt;UART's are certainly easier to go)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Nov 2013 10:59:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280958#M10018</guid>
      <dc:creator>kef2</dc:creator>
      <dc:date>2013-11-15T10:59:30Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280959#M10019</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;help me in initialization of registers for cs2 address accessing... (i am using external memory accessing to access or to configuring the external UART registers )&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Nov 2013 11:41:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280959#M10019</guid>
      <dc:creator>durfalakshmi</dc:creator>
      <dc:date>2013-11-15T11:41:09Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280960#M10020</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MMCCTL0 |= MMCCTL0_CS2E_MASK;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Nov 2013 19:58:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280960#M10020</guid>
      <dc:creator>kef2</dc:creator>
      <dc:date>2013-11-15T19:58:38Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280961#M10021</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;following i used to access external memory..&lt;/P&gt;&lt;P&gt;////////////////////////////////////////&lt;/P&gt;&lt;P&gt;void main (void) {&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; MMCCTL0 |= MMCCTL0_CS2E_MASK;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; while(1) {&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; send_data(0x03,0x1);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;void send_data(unsigned int Addr , unsigned int Data) {&lt;/P&gt;&lt;P&gt;*((volatile char far *)(0x148000+Addr))=Data;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;/////////////////////////////////&lt;/P&gt;&lt;P&gt;but cs2 not going to low state during write operation...&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 16 Nov 2013 04:27:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280961#M10021</guid>
      <dc:creator>durfalakshmi</dc:creator>
      <dc:date>2013-11-16T04:27:09Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280962#M10022</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You need to move '*' to the left from "far"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; *((volatile char * far )(0x148000+Addr))=Data;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 18 Nov 2013 09:41:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280962#M10022</guid>
      <dc:creator>kef2</dc:creator>
      <dc:date>2013-11-18T09:41:14Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280963#M10023</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;i tried so many trails. but i am unable to access external memory... ~CS2 always in logic high state...&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 18 Nov 2013 11:23:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280963#M10023</guid>
      <dc:creator>durfalakshmi</dc:creator>
      <dc:date>2013-11-18T11:23:04Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280964#M10024</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Is memory bus enabled? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 18 Nov 2013 11:30:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280964#M10024</guid>
      <dc:creator>kef2</dc:creator>
      <dc:date>2013-11-18T11:30:02Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280965#M10025</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i have connected an UART externally... i have to configure this UART as external memory accessing..&amp;nbsp; used CS2 as a chip selection.. and i am unable to access the UART memory registers ..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;void main (void) {&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; MODE = 0xa0;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; for(i1=0;i1&amp;lt;=100;i1++);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMCCTL0 |= MMCCTL0_CS2E_MASK ;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; EBICTL0 = 0x0A;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; EBICTL1 =0x01;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; while(1) &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; WRITE_BYTE_B(0x03,0x01);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; x1=R_BYTE_B(0x00,0x03);&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; unsigned char&amp;nbsp; R_BYTE_B(unsigned char s) {&lt;/P&gt;&lt;P&gt;&amp;nbsp; unsigned char ret; &lt;/P&gt;&lt;P&gt;&amp;nbsp; val= ((s*2)+0x140200);&lt;/P&gt;&lt;P&gt;&amp;nbsp; ret= *((unsigned char *far)(val)) ;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return ret;&lt;/P&gt;&lt;P&gt;}&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; void&amp;nbsp; WRITE_BYTE_B(unsigned char a,unsigned char d) {&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; val=((a*2)+0x140200);&lt;/P&gt;&lt;P&gt; *((unsigned char *far)(val))=d;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Dec 2013 04:55:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280965#M10025</guid>
      <dc:creator>durfalakshmi</dc:creator>
      <dc:date>2013-12-02T04:55:00Z</dc:date>
    </item>
    <item>
      <title>Re: external memory accessing for MC9S12XDP512</title>
      <link>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280966#M10026</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I would like to direct you to the document related to the EBI I put here a few days ago:&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" data-containerid="2017" data-containertype="14" data-objectid="93594" data-objecttype="102" href="https://community.nxp.com/docs/DOC-93594"&gt;S12XD, S12XE - External BUS design - Addendum To AN2708&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Ladislav&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Dec 2013 08:01:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/S12-MagniV-Microcontrollers/external-memory-accessing-for-MC9S12XDP512/m-p/280966#M10026</guid>
      <dc:creator>lama</dc:creator>
      <dc:date>2013-12-04T08:01:19Z</dc:date>
    </item>
  </channel>
</rss>

