



Stamp-hole Pins




- To be confirm:
1. The voltage of VR ANA and VR_DIG are 1.58V,
 2. The JLINK validation of Pin1_
 3. The 0402 footprint use 0402 CC
 4. Design as 868-920MHz, available for 434MHz.

SWD for JLINK

JLINK V8 pin1 can not give out power supply, should be supplied by board



EMI SHIELD PATTERN



freescale semiconductor

ICAP Classification: FCP: FIUO: X PUBL: _____

Drawing Title: **MKW01-MODULE-II**

Page Title: **MCU**

Size Custom	Document Number	Rev 1.0
Date: Thursday, November 15, 2018	Sheet 1 of 1	