## Watchdog Timer Time-Out Couter

Note in Figure
${ }^{*} 1$ The WDT Tim
Note in Figure
$* 1$ The WDT Time-Out Counter assumes it countdown in a figure.
$* 2$ When the clock is an edge(Low $\rightarrow>$ Hight, the WDT Time-Out Counter is set

1. Refrresh Watchdog Timer Time-Out counter in a CPU active state


Peripheral Bus (ips clock


Refresh Watchdog Timer Time-Out counter, and SRC_SCR[CA5_WDGRST_MASKIregister $=1010 \mathrm{~b}$

$\qquad$

Peripheral Bus (ips clok

. Refresh Watchdog Timer Time-Out counter, and SRC_SCR[CA5_WDGRST_MASKIregister = 1010 b


Peripheral Bus (ips clock


