# S32K14x FlexNVM & CSEc Workshop

John Floros, Alejandro Cervantes FAEs

October 2018 | AMF-AUT-T3374












SECURE CONNECTIONS FOR A SMARTER WORLD

# Agenda

- Introduction of FlexNVM
- Why do we need security?
- NXP Layered security model
- S32K Overview
- Lab #1 Enable the S32K CSEc
- SHE Specification Overview
- Lab #2 How to Store Secret Keys
- CSEc Details
- Lab #3 Encrypt Image
- Lab #4 Erase CSEc Keys
- Lab #5 Disable CSEc
- Use Cases







## S32K144 Block Diagram

#### High performance

- ARM Cortex M4F up to 112MHz w FPU
- eDMA from 57xxx family

#### Software Friendly Architecture

- High RAM to Flash ratio
- · Independent CPU and peripheral clocking
- 48MHz 1% IRC no PLL init required in LP
- Registers maintained in all modes
- Programmable triggers for ADC → no SW delay counters or extra interrupts

#### **Functional safety**


- ISO26262 support for ASIL B or higher
- Memory Protection Unit
- · ECC on Flash/Dataflash and RAM
- Independent internal OSC for Watchdog
- · Diversity between ADC and ACMP
- Diversity between SPI/SCI and FlexIO
- Core self test libraries
- Scalable LVD protection
- CRC

#### Low power

- · Low leakage technology
- Multiple VLP modes and IRC combos
- Wake-up on analog thresholds

#### Security

CSEc (SHE-spec)



#### Packages & IO

- Open-drain for 3.3 V and hi-drive pins
- Powered ESD protection
- Packages: 100 BGA, 64 LQFP, 100 LQFP

#### **Operating Characteristics**

- Voltage range: 2.7V to 5.5V
- Temperature (ambient): -40°C to +125°C

MCU Core and Memories Digital Components

5V Analogue Components



PUBLIC

# Targeting General Purpose Applications



Body control module



Climate control



Motorbike ECU/ABS




Human machine interface



Door/Window/sunroof



PMSM/BLDC motorcontrol




DC/DC converters



Wireless charging



Near Field Communication



Touch sensing

E-shifter





**Battery Management** 



Lighting



Park assist



Rear view camera tilt



Tire pressure receiver





Secure transmission / encryption in cars




Nox reduction systems



Steering wheel electronics




# Introduction to S32K Memory






### Flash Block






# **Memory Mapping**



# S32K144 Memory Architecture





# **Special Considerations**

#### Only one at the same time!









#### Partition Flex – NVM

#### Task

- Configure S32K144 Clock
- Validate NVM factory settings
- Configure NVM memory for: D-Flash, EEPROM and CSEc

#### Learn

- Identify if the device can be enabled for CSEc operation?
- How to verify EEEPROM status?
- How to use command interface to configure EEEPROM and enable CSEc?
- Flash status register


#### Note

- You will need to run S32K144\_NVM\_Lab1 project for this Lab.



## Debugging by Serial Session


- Open a Tera Term sesión:
  - 1. File -> New connection -> Serial connection
  - 2. Setup -> Serial Port ->






# What is the Default Configuration Status?

- By default CSEc and emulated-EEPROM functions are disabled
  - -FTFC\_FCNFG Flash Memory Module Flash Configuration Register



# Does My Part Have a CSEc?

- How to locate if your part has CSEc in it or not?
  - -SIM\_SDID System Integration Module System Device Identification register






To Enable the CSEc the Memory Need to Be Partitioned for EEPROM


CSEc Disabled

- To access the CSEc feature set, the part must be configured for EEE operation, using the PGMPART command.
- By enabling security features and configuring a number of user keys, the total size of the 4 Kbyte FlexRAM used for EEEPROM will be reduced by the space required to store the user keys.
- The user key space will then effectively be unaddressable space in the FlexRAM.





# S32K144 P/D-Flash Memory Mapping





# Enable CSEc and Configure Flash for EEPROM & D-Flash Operations

- FTFC Program Partition Command(PRGPART) configures part for CSEc and EEEPROM operations
  - Issue PRGPART command using FCCOB[0-F] registers
  - FCCOB[0-F] are located inside FTFC module and are part of Host Interface

FCCOB Number	Content Description	Data	Comments
0	Program Partition Command	0x80	Command
1	CSEc Key Size	0x03	0x00 – CSEc Disabled; 0x01 – 5 Keys; 0x02 – 10 Keys; 0x03 – 20 Keys
2	SFE	0x00	Verify only functionality disabled
3	FlexRAM load during reset option (only bit 0 used):	0x00	<ul><li>0 - FlexRAM loaded with valid EEPROM data during reset sequence</li><li>1 - FlexRAM not loaded during reset sequence</li></ul>
4	EEPROM Data Set Size Code	0x02	4k of FlexRAM reserved for EEPROM operation
5	FlexNVM Partition Code	0x03	32k of FlexNVM is reserved for EEPROM- backup operation and 32K is used for D-Flash

NOTE: EESIZE must be 0x2 for 4kB

DEPART must not be 0x0; For Lab set to 0x3



# Enable EEPROM, CSEc & D-Flash With Flash Command Write Sequence

```
@eeeprom status EEEPROM init(eeeprom size eflash size)
     eeeprom_status ret = eEEPROM OK;
     uint8 t params = 0;
     uint8 t flashCommandBuffer[FLASH_COMMAND_BUFFER_SIZE] = {0};
     /* Check if EEE is already implemented */
     if (eFlexNVMnotPartitioned == EEPROM initialized())
         /* Launch partition code */
         params = 0;
         memset((void *)&flashCommandBuffer[0], 0x00, (size t)FLASH COMMAND BUFFER SIZE);
         flashCommandBuffer[params++] = 0x80; /* FCCOB0: Selects the PGMPART command */
 #if CSEC KEYS ENABLED
         flashCommandBuffer[params++] = 0x03; /* FCCOB1: CSEc Key Size 3: 512 bytes of EEE will be used for Keys*/
 #else
         flashCommandBuffer[params++] = 0x00; /* FCCOB1: CSEc Key Size 0: No space for Keys*/
 #endif
         flashCommandBuffer[params++] = 0x00; /* FCCOB2: SFE */
 #if FLEXRAM IS LOADED IN RST
         flashCommandBuffer[params++] = 0x00; /* FCCOB3: FlexRAM loading reset option: 0 - FlexRAM loaded with valid EEPROM*/
 #else
         flashCommandBuffer[params++] = 0x01; /* FCCOB3: FlexRAM loading reset option: 1 - FlexRAM not loaded; option 0: FlexRam Loaded */
 #endif
 #if (defined(S32K11x SERIES))
         flashCommandBuffer[params++] = 0x03; /* FCCOB4: EEPROM data set size code: EEESIZE = 3 (2kB) */
 #else
         flashCommandBuffer[params++] = 0x02; /* FCCOB4: EEPROM data set size code: EEESIZE = 2 (4kB) */
 #endif
         flashCommandBuffer[params++] = eflash size; /* FCCOB5: FlexNVM Partition code: DEPART */
```



## Enable CSEc With Flash Command Write Sequence

See FCCOB Program Partition command requirements (below) from S32K1xx reference manual. Also, below is part of the C-Code used for the this Lab.

Offset	Register	Width	Access	Reset value
		(In bits)		
40	Flash Common Command Object Registers (FCCO89)	.8:	RW	00h
5h	Flash Common Command Object Registers (FCCOB2)	8	RW	00h
67)	Flash Common Command Object Registers (FCCOB1)	0	RW	00h
70	Flash Common Command Object Registers (FCCOB0)	8	RW	00h
8n	Flash Common Command Object Registers (FCCOB7)	8	RW	00h
9h	Flash Common Command Object Registers (FCCOB6)	8	RW	00h
Ah	Flash Common Command Object Registers (FCCOB5)	- 8	RW	00h
Bh	Flash Common Command Object Registers (FCCOB4)	8	RW	00h
Ch	Flash Common Command Object Registers (FCCOBB)	E E	RW	00h
Dh	Flash Common Command Object Registers (FCCOBA)	8	RW	00h
Eh .	Flash Common Command Object Registers (FCCOB9)	8	RW	00h
Fh	Flash Common Command Object Registers (FCCOB8)	8	RW	00h

FCCOB Number	FCCOB Contents [7:0]		
0	0x80 (PGMPART)		
1	CSEc Key Size		
2	SFE		
	FlexRAM load during reset option (only bit 0 used):		
3	0 - FlexRAM loaded with valid EEPROM data during reset sequence		
	1 - FlexRAM not loaded during reset sequence		
4	EEPROM Data Set Size Code <sup>1</sup>		
5	FlexNVM Partition Code <sup>2</sup>		

```
/* Enables CSEc by issuing the Program Partition Command, procedure: Figure 33-8 in RM, Configures for all 24 Keys */
uint8_t configure_part_CSEc(void)
{

while((FTFC->FSTAT & FTFC_FSTAT_CCIF_MASK) != FTFC_FSTAT_CCIF_MASK); /* Wait until any ongoing flash operation is completed */
FTFC->FSTAT = (FTFC_FSTAT_FPVIOL_MASK | FTFC_FSTAT_ACCERR_MASK); /* Write 1 to clear error flags */

*/

FTFC->FCCOB[2] = 0x03; /* FCCOB1 = 2b11, 1 - 20 keys
FTFC->FCCOB[3] = 0x80; /* FCCOB2 = 0x80, program partition command */
FTFC->FCCOB[1] = 0x00; /* FCCOB2 = 0x00, SFE = 0, VERIFY_ONLY attribute functionality disable */
FTFC->FCCOB[7] = 0x00; /* FCCOB3 = 0x00, FEERAM will be loaded with valid EEPROM data during reset sequence */
FTFC->FCCOB[7] = 0x00; /* FCCOB4 = 0x00, 4k EEPROM Data Set Size */
FTFC->FCCOB[6] = 0x04; /* FCCOB5 = 0x04, no data flash, 64k(all) EEPROM backup */

FTFC->FSTAT = FTFC_FSTAT_CCIF_MASK; /* Start command execution by writing 1 to clear CCIF bit */

while((FTFC->FSTAT & FTFC_FSTAT_CCIF_MASK) != FTFC_FSTAT_CCIF_MASK); /* Wait until ongoing flash operation is completed */

flash_error_status = FTFC->FSTAT; /* Read the flash status register for any Execution Error */

return flash_error_status;

PUBLIC | 19
```




## FTFC\_FSTAT – Flash Status Register

**Command Complete** Interrupt Flag CCIF=0: FTFC command or emulated **EEPROM** operation or CSEc operation in progress CCIF=1: FTFC command or emulated **EEPROM** operation or CSEc operation has completed

Check for following before & after issuing command

- Flash operation may be going on
  - Chances of conflict
  - Always check CCIF flag
- Check for potential flash errors
  - If they exist take necessary actions and clear them






# Output Message on Serial Terminal

```
COM32:115200baud - Tera Term VT
File Edit Setup Control Window Help
LAB 1: Flex-NUM Configuration example
Verify if EEEPROM is already initialized....[NO]
Initialize EEPROM with 32 kB E-Flash backup size.....[OK]
Wait for EEERDY to be set.[OK]
Current mode: FlexRAM can be used as EEERAM
```



# Verify Whether Device is Configured Correctly?

FTFC\_FCNFG – Flash Memory Module Flash Configuration Register




Try to access the memory area reserved for keys

Address	0 - 3	4 - 7	8 - B	C - F	
14000DE0	FFFFFFF	FFFFFFF	FFFFFFF	FFFFFFF	
14000DF0	FFFFFFF	FFFFFFF	FFFFFFF	FFFFFFF	
14000E00	00000000	00000000	00000000	00000000	
14000E10	00000000	00000000	00000000	00000000	
14000E20	00000000	00000000	00000000	00000000	



## Recap









# Lab 2. D-Flash Writing

#### Task

- Write information into D-Flash memory through the FCCOB
- Validate the writing/erase function in the first sector of the D-Flash

#### Learn


- Use of FCCOB commands for writing and erasing D-Flash.
- Understand the differences between blocks and sectors

#### Note

You will need to run S32K144\_NVM\_Lab2 project for this Lab.



# Memory Block






#### Sector and Bank


- Sector: smaller erasable area that can be erased from flash
- Bank: partitions in which the flash block is divided into.



#### P-Flash / D-Flash


- FlexNVM is configured by default as D-Flash.
- P-Flash is split into 512kB blocks known as read partitions.
- Read-While-Write feature applies between read partitions.







#### P-Flash / D-Flash



# On S32 Design Studio

### 1. Verify if there are space in the FlexNVM for D-Flash

```
/* Check DEPART value in SIM module to check how the DFlash was partitioned */
uint8_t depart = (SIM->FCFG1 & SIM_FCFG1_DEPART_MASK) >> SIM_FCFG1_DEPART_SHIFT;
```

In case there is no configuration for D-Flash the program will stay in an infinite loop



# On S32 Design Studio...

Erasing the first and second sectors of D-flash

```
/* Erase first 2kB sector */
Flash_eraseDPFlashSector(DFLASH_ADDRESS + DFLASH_SECTOR_SIZE_1);
/* Erase second 2kB sector */
Flash_eraseDPFlashSector(DFLASH_ADDRESS + DFLASH_SECTOR_SIZE_2);
```

 Changing the 32-bit address for a 24-bit address (Adding 1 or 0 in the most significant bit for P-Flash or D-Flash)

```
attribute__ ((section(".code_ram"))) void Flash_eraseDPFlashSector(uint32_t address)
{
    uint32_t temp = 0;
    /* check if address is on DFlash range */
    if ((address >= DFLASH_ADDRESS) && (address < (DFLASH_ADDRESS + 0x10000)))
    {
        /* DFlash command starts 0x80000000 */
        temp = address + 0x8000000U - DFLASH_ADDRESS;
}</pre>
```




## On S32 Design Studio

#### Writing 3 times:

2 in the first sector of D-Flash and 1 in the begining of the second sector

```
/* Write to the FIRST sector: Location 0 */
Flash_writeDPFlash(DFLASH_ADDRESS + DFLASH_SECTOR_SIZE_1, dataToWrite);
/* Write to the first sector: Location 0x7C0 */
Flash_writeDPFlash(DFLASH_ADDRESS + 0x7C0, dataToWrite);
/* Write to the SECOND sector: Location 0 */
Flash_writeDPFlash(DFLASH_ADDRESS + DFLASH_SECTOR_SIZE_2, dataToWrite);
```

Open Memory view to validate the data into the D-Flash







# On S32 Design Studio

Use Erase command to erase in a "random" locality of sector 1

```
/* Erase a random location of FIRST sector */
Flash_eraseDPFlashSector(DFLASH_ADDRESS + 0x7C0);
```

 Open Memory view to validate that the data in 0x7C0 and 0x000 was erased but no the data in sector 2











#### Lab 3. EEPROM vs. EEPROM Quick Writes

#### Task

- Write information into EEPROM
- Write information into EEPROM using Quick Writes configuration

#### Learn


- Advantages of writing into EEPROM using the FlexRam
- Configuration of FlexRam for QuickWrites
- Diferences between EEPROM and EEPROM Quick Writes

#### Note

- You will need to run S32K144\_NVM\_Lab3 project for this Lab.



# Emulated EEPROM (EEE)




S32K144



0000 0000

# Debugging by Serial Session

- Open a Tera Term sesión:
  - 1. File -> New connection -> Serial connection
  - 2. Setup -> Serial Port ->





### Lab 3. EEPROM vs EEPROM Quick Writes

Using the EEPROM\_write function a buffer size of 128 bytes (32-bit aligned) Will be writing into FlexRam memory space (0x1400 0000)

```
ret = EEEPROM_write((uint32_t)(FLEXRAM_START_ADDR), (uint32_t *)buffer, BUFFER_SIZE);
if (ret != eEEPROM_OK)
{
    printf("[FAIL]\n\rLoop forever\r\n");
    /* Error */
    while (1)
    {
        __asm("nop");
    }
}
else
{
    printf("[OK]\r\nPrint FlexRAM content to check EEE data\r\n");
}
```



# Lab 3. Configuring FlexRam for QuickWrites

- Change to FlexRam for QuickWrites configuration.
  - Config FlexRam for saving 128 bytes

```
printf("Configure FlexRAM for %d quick writes mode\r\n", QUICK WRITES BYTES);
 ret = SetRAM mode(eFlexRAMforQuickWrites, QUICK WRITES BYTES, NULL);
switch(mode)
case eFlexRAMforNormalWrites:
case eCompleteQuickWriteProcess:
case eTraditionalRAM:
   /* No more FCCOBs parameters are needed for these options */
   break;
case eQuickWriteQuery:
   if (quickWriteStatusPtr == NULL)
       ret = eEEPROM INVALID ARGS;
   break;
case eFlexRAMforQuickWrites:
   if ((quickWriteBytes != 0) && (quickWriteBytes <= 512) && ((quickWriteBytes & 0x3) == 0))</pre>
       flashCommandBuffer[params++] = 0x00; /* FCCOB2: Reserved */
       flashCommandBuffer[params++] = 0x00; /* FCCOB3: Reserved */
       /* Use 512 bytes (maximum allowed value) for quick writes */
       flashCommandBuffer[params++] = ((quickWriteBytes >> 8) & 0xFF); /* FCCOB4: Number of FlexRAM bytes allocated for EEPROM quick writes
       flashCommandBuffer[params++] = (quickWriteBytes & 0xFF);
                                                                     /* FCCOB5: Number of FlexRAM bytes allocated for EEPROM quick writes
```




#### 0000\_0000 Emulated EEPROM – Quick Write 512kB P-Flash 0007\_FFFF All quick write words have been written! Do Maintenance!! E-Flash not 0x1400\_0000 Maintenance!! memory mapped -00001111 --- 00001111 10100000 11100011 1000\_0000 Invalid 11100101 10011011 01101001 00000000 4kB Invalid > **EEERAM** Record Record 1000\_FFFF 4kB RAM 1400 OFFF



S32K144

### How Quick Are Quick Writes?

The data writing speed is the same as normal writes, the difference is on the data maintenance




"EEE records were written over existing data (not pre-erased array).



<sup>&</sup>quot;"Unit had 9000 previous program / erase flash cycles.

### Lab 3. EEPROM Quick Writes

Validate the storage of the 128 bytes into the FlexRam by checking the Memory window or in terminal





### Recommendations

- Any software driver that uses CSEc, EEPROM (writes only) or Flash controller commands must not be placed in FlexNVM's PFlash
- Any Configuration Data (constant parameters) that must be read during a CSEc or EEPROM write or program/erase operation must not be placed in FlexNVM's Dflash
- Any ISR associated to an interrupt that has to be served during CSEc or EEPROM write or program/erase operation must not be placed in FlexNVM's Pflash. The same restriction applies to the functions called from ISRs.



### In Conclusion


- The FlexNVM can be used as:
  - D-Flash
  - P-Flash
  - -EEEPROM
- The FlexNVM is an important part of other modules functionality such as CSEC and EEPROM emulation.
- Some recommendations should be followed as the ones presented in this video. Mainly, due to only one transaction can be executed in the same partition!



### References

- AN12003. Using S32K148 FlexNVM Memory
- AN11983. Using the S32K1xx EEPROM Functionality
- AN5401. Getting started with CSEc security module.
- S32K14x Series Reference Manual








### **CSEc**

FCCOB Number	FCCOB Contents [7:0]
0	0x80 (PGMPART)
1	CSEc Key Size
2	SFE
	FlexRAM load during reset option (only bit 0 used):
3	0 - FlexRAM loaded with valid EEPROM data during reset sequence
	1 - FlexRAM not loaded during reset sequence
4	EEPROM Data Set Size Code <sup>1</sup>
5	FlexNVM Partition Code <sup>2</sup>

#### Memory space (not available and subtracted from EEERAM)

allocated for users k	OVS Number of User Keys ({MASTER_ECU_KEY, BOOT_MAC_KEY, BOOT_MAC, KEY <n>})</n>	Number of Bytes (subtracts from the total 4K EEERAM space)
2'b00	Zero	0
2'b01	1 to 5 keys	128 Bytes
2'b10	1 to 10 keys	256 Bytes
2'b11	1 to 20 keys	512 Bytes

Memory available for setting/getting CSEc parameters



S32K144

**PUBLIC** 





### NXP – #1 Global Auto Semi Powerhouse



#1
AUTO SEMI
SUPPLIER
GLOBALLY

>30
AUTO SITES
IN ALL
REGIONS

2400+ AUTO ENGINEERS

~40%
OF NXP'S
REVENUE IS
FROM AUTO

+60
YEARS OF
AUTOMOTIVE
EXPERIENCE





# Increasing Connectivity = Increasing Risks

FBI: Estimated 3 Trillion USD Annual Damage from Hacking

Requiring maximum protection of . . .



Privacy Personal Assets Lives




# Car Hacking is 'Hot'










### The Connected Car...


### A Cloud-connected Computer Network on Wheels

- A networked computer
  - up to 100 ECUs per car
  - and many sensors
  - inter-connected by wires
  - more and more software
- Increasingly connected to its environment
  - to vehicles & infrastructure
  - to user devices
  - to cloud services





### ... is an Attractive Target for Hackers!









# NXP Automotive Vehicle Security Architecture (4 +1 Solution)

Security Requires a Layered Approach For Connected Cars like your Home.

- Multiple security techniques, at different levels (a.k.a. defense-in-depth)
- To mitigate the risk of one component of the defense being compromised or circumvented








# The 4 Layers to Securing an Automobile

### Layer 1: Secure Interface

Secure M2M authentication, secure key storage



### Layer 2: Secure Gateway

Domain isolation, firewall/filter, centralized intrusion detection (IDS)




### Layer 3: Secure Network

Message authentication, CAN ID killer, distributed intrusion detection (IDS)



### Layer 4: Secure Processing





# Layer +1 – Secure Car Access: What is It?

#### **Immobilizer**



Car theft protection





#### Remote Keyless Entry (RKE)



#### Consisting of:

- Car theft protection
- Remote car door lock and unlock





#### Passive Keyless Entry (PKE)



#### Consisting of:

- Car Theft protection
- Remote car door lock and unlock
- Passive keyless entry
- Passive Start



### Smart Car Management



Car-key communication for:

- Remote start
- Car finder
- Alarm Systems
- Tire pressure information
- Fuel level / Charging state
- Door lock status



#### Connected Keyless Entry



- Car Access via NFC enabled phones/wearables
- NFC key advantage: secure transport of keys
- Alternative: Car access via phone using BLE and key fob as 'Gateway'










# Layer 4 – Secure Processing: What is It?

- Secure MCU Defined by hardware accelerated Crypto capability
- IP can be applied to any MCU/Processor
- Use cases:
  - CAN Message authentication
  - -Secure boot FW auth.
  - Key storage
  - Encryption
  - -OTA software updates in the field




Integrated



# S32K Security Module (CSEc) – Overview


- Implemented directly in the flash system (close to the secure information)
- Direct memory access to the flash data for fast and simple secure boot support
- Data in SRAM / Peripheral are accessable via Core or DMA transfers.
- Supports the complete SHE
   Specification and the enhanced
   SHE+ features (more keys etc.)
- Small easy to use security implementation





# S32K Security Module (CSEc) – Overview

- FTFC core is utilized for processing both FLASH as well as CSEc commands
- Host Interface is used to issue flash commands and read back flash-subsystem status(including CSEc).
  - Registers like FCCOB
- FlexNVM and FlexRAM are configured to work together to emulate EEPROM
- Part of emulated-EEPROM is used as secure storage
- CSEc\_PRAM is programming interface for CSEc operations






# S32K Security Module (CSEc) - Commands

- CSEc Commads to FTFC.
- CCOB command set is effectively extended to include SHE commands related to ECB, CBC and CMAC features.
- Similar protocol to the FCCOB commands, CCOB interface will be locked until completion.
- CSEc command constructed by writing data to a Parameter Memory (PRAM) followed by a command header.
- Operation Start as indicated by CCIF, transition from 1 to 0.
- Operation complete: CCIF transition from 0 to 1. User read PRAM to verify results.

Bits [127:0] Bits 31:2 23:1 15:8 7:0 31:2 23:1 15:8 7:0 31:2 23:1 15:8 7:0 31:2 23:1 15:8 7:0 WD Word 2 Word 0 Word 1 Word 3 Byte Page Е Funcl Func CallS KeyID Error Bits Command Specific Form Data Input to CSEc OR Data Output from CSEc 5 6

Figure 32-11. Generic PRAM interface





### SHE – Secure Hardware Extension: Introduction

 The Secure Hardware Extension (SHE) is an on-chip extension to any given microcontroller. It is intended to move the control over cryptographic keys from the software domain into the hardware domain and therefore protect those keys from software attacks. However, it is not meant to replace highly secure solutions like TPM chips or smart cards, i.e. no tamper resistance is required by the specification.

### The main goals are

- Protect cryptographic keys from software attacks
- Provide an authentic software environment
- Let the security only depend on the strength of the underlying algorithm and the confidentiality of the keys
- Allow for distributed key ownerships
- Keep the flexibility high and the costs low




# SHE Specification – Introduction

- Note all information is in reference to the official HIS / SHE (Secure Hardware Extension) specification version 1.1 – Rev:: 439 -01.04.2009
- The Re-view of the Spec. was done by Freescale/NXP in an early phase
- Key features to attain goals of the SHE specification are:
  - A secure storage for crypto keys
  - Crypto algorithm acceleration (AES-128)
  - Secure Boot mechanism to verify custom firmware after reset
  - Offers 19 security specific functions
  - Up to 10 general and 5 special purpose crypto keys




# Simplified Block Diagram of the SHE Specification





# Detailed Block Diagram of the SHE Specification





# SHE Specification – Algorithms

### Encryption / Decryption

- SHE has to support the <u>Electronic Cipher Cook mode (ECB)</u> for processing single blocks of data and the <u>Cipher Clock Chaining mode (CBC)</u> for processing larger amounts of data

#### MAC Generation / Verification

- The MAC generation and verification has to be implemented as a CMAC using the <u>AES-128</u> as specified by [NIST800\_38B]

### Compression Function

- The <u>Miyaguchi-Preneel</u> construction (see [HAC] Algorithm 9.43) with the AES as block cipher is used as compression function within SHE. Messages have to be preprocessed before feeding them to the compression algorithm, i.e. they have to be padded and parsed into 128 bit chunks.


### Key Derivations

- Keys are derived using the <u>Miyaguchi-Preneel</u> compression algorithm based on [NIST800\_108].



# SHE Specification – Cipher Modes


AES
Encryption/
Decryption in
ECB or CBC
mode





# SHE Specification – CMAC Generator

- Cipher based Message Authentication Code (CMAC)
- A MAC algorithm inputs:
  - Secret key
  - Message of arbitrary length
- A MAC algorithm output:
  - -MAC value
  - The MAC value protects both a message's data integrity as well as its authenticity.





# SHE: Non-volatile Memory Slots

(Including Extension on CSEc)

Key Name	Key Block Select (KBS)	Address (KeyID)	Memory Area	Description
SECRET_KEY	X	0x0	ROM	Inserted during chip fabrication by the semiconductor manufacturer and should not be stored outside of SHE
UID (Unique identification)	X	0x0	ROM	A serial number of at most 120 bits. Inserted during chip fabrication by the semiconductor manufacturer.
MASTER_ECU_KEY	X	0x1	NVM	Only used for updating other memory slots inside of SHE
BOOT_MAC_KEY	X	0x2	NVM	Used by the secure booting mechanism to verify the authenticity of the software. The BOOT_MAC_KEY may also be used to verify a MAC.
BOOT_MAC	X	0x3	NVM	Used to store the MAC of the Bootloader of the secure booting mechanism and may only be accessible to the booting mechanism of SHE
KEY_<1 - 10>	1'b0	0x4 - 0xD	NVM	Can be used for arbitrary functions. The usage of the keys has to be
KEY_<11 - 17>	1'b1	0x4 – 0xA	NVM	selected between encryption/decryption or MAC generation/verification on programming time by setting the key usage flag accordingly.  KEY_<11 - 17> is extended on CSEc over SHE
RESERVED	1'b0 / 1'b1	0xE	RESERVED	RESERVED
RAM_KEY	X	0xF	SRAM	Can be used for arbitrary operations. Can be exported if it was loaded as plaintext.

# SHE Specification – Keys

Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	Write Protection	Secure Boot Failure	Debugger Activation	Wildcard UID	Key Usage	Plain Key	Counter	Overall data bits
MASTER_ECU_KEY	X	X	Χ	X			X	160
BOOT_MAC_KEY	X		X	X			X	159
BOOT_MAC	X		X	X			X	159
KEY_ <n></n>	X	X	X	X	X		X	161
RAM_KEY						X		129
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128
UID								120

<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY



Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	Write Protection	Secure Boot Failure	Del ugger Act vation	Wilde and UID	Key Jsage	Pla Key	Cc nter	Ove I data	If set, the key cannot ever be updated even if an authorizing key (secret) is known
		, v		>	<u> ~</u>			0	
MASTER_ECU_KEY	X	X	X	X			X	160	
BOOT_MAC_KEY	X		X	X			Х	159	
BOOT_MAC	X		X	X			Χ	159	
KEY_ <n></n>	X	X	X	X	X		Χ	161	
RAM_KEY						X		129	
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128	
UID								120	

<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY



Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	e: tion:	Boot	yger tion	d UID	age	.ey	<u>_</u>	ata	If set, key cannot be used if MAC value
	Write Protection	Secure Boot Failure	Debugger Activation	Wildcar	Key U	Plain	Cour	Overall bit	comparison failed at Boot
MASTER_ECU_KEY	X	Х	Х	X			X	160	
BOOT_MAC_KEY	X		X	Χ			X	159	
BOOT_MAC	X		X	Х			X	159	
KEY_ <n></n>	X	X	X	X	Х		X	161	
RAM_KEY						X		129	
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128	
UID								120	

<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY



Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	e tion	Boot	ger tion	a uib	age	<b>S</b>	3.L	ata
	Write Protection	Secure Bo Failure	Debugger Activation	Wildcard UID	Key U.	Plain	Cour	Overal bit
MASTER_ECU_KEY	X	Х	X	X			X	160
BOOT_MAC_KEY	X		X	X			Χ	159
BOOT_MAC	X		Χ	X			X	159
KEY_ <n></n>	X	X	Χ	X	X		X	161
RAM_KEY						X		129
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128
UID								120

If set, key cannot be used if a debugger is (or has ever been) connected to the MCU



<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY

Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	te	Boot	yger Ition	d UID	sage	(ey	er	data
	Write Protection	Secure Boot Failure	Debugger Activation	Wildcard UID	Key Usage	Plain	Con	Overa bi
MASTER_ECU_KEY	X	X	X	X			X	160
BOOT_MAC_KEY	X		X	X			X	159
BOOT_MAC	X		X	X			X	159
KEY_ <n></n>	X	X	X	X	X		X	161
RAM_KEY						X		129
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128
UID								120

If set, the key cannot be updated by supplying a special wildcard (UID=0).



<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY

Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	ite ction	Boot ure	gger ation	rd UID	sage	Key	ıter	data
	Write Protection	Secure Bo Failure	Debugger Activation	Wildcard UID	Key Usage	Plair	Cor	Overa b
MASTER_ECU_KEY	X	Х	Х	X			Х	160
BOOT_MAC_KEY	X		Χ	X			X	159
BOOT_MAC	X		X	X			X	159
KEY_ <n></n>	X	X	X	X	X		X	161
RAM_KEY						X		129
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128
UID								120

Determines if a key can be used for encryption/decryption or for MAC generation/verification (CMAC).

Set: MAC

**Clear: Encryption/Decryption** 



<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY

Key values moved from public memory space to secure memory space.

The secure memory space is only accessible by the security module. Application work with key references!

	Write Protection	re Boot ailure	Debugger Activation	Wildcard UID	Key Usage	Plain Key	Counter 	Over all data l its
	Pro	Secure Bo Failure	Dek Acti	Wildo	Key	Pla	ပိ	Over
MASTER_ECU_KEY	X	X	X	X			Х	160
BOOT_MAC_KEY	X		X	X			Х	159
BOOT_MAC	X		X	X			Χ	159
KEY_ <n></n>	X	X	X	X	X		X	161
RAM_KEY						X		129
SECRET_KEY		X <sup>1</sup>	X <sup>1</sup>					128
UID								120



<sup>28</sup> bit counter. Must be increase on every update.

<sup>&</sup>lt;sup>1</sup> SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY

## SHE Specification – Functions

#	SHE – Functions	Usage
1 2 3 4	CMD_ENCRYPT_ECB CMD_ENCRYPT_CBC CMD_DECRYPT_ECB CMD_DECRYPT_CBC	Encryption / Decryption
5 6	CMD_GENERATE_MAC CMD_VERIFY_MAC	Signing / Authentication
7 8 9	CMD_LOAD_KEY CMD_LOAD_PLAIN_KEY CMD_EXPORT_RAM_KEY	Key Management
10 11 12	CMD_INIT_RNG CMD_EXTEND_SEED CMD_RND	Random Number System
13 14 15	CMD_SECURE_BOOT CMD_BOOT_FAILURE CMD_BOOT_OK	Secure Boot
16 17 18 19	CMD_GET_STATUS CMD_GET_ID CMD_CANCEL CMD_DEBUG	Module Handling

#### Can anybody add/update keys?

#### No!

User must know the authorizing key before updating a key Note: In factory, for the very first time: use default value of key – i.e. all 1s

$$\begin{split} &K_1 = \mathsf{KDF}(\mathsf{K}_{\mathsf{AuthID}}, \mathsf{KEY\_UPDATE\_ENC\_C}) \\ &K_2 = \mathsf{KDF}(\mathsf{K}_{\mathsf{AuthID}}, \mathsf{KEY\_UPDATE\_MAC\_C}) \\ &M_1 = \mathsf{UID'}|\mathsf{ID}|\mathsf{AuthID} \\ &M_2 = \mathsf{ENC}_{\mathsf{CBC},\mathsf{K1},\mathsf{IV}=0}(\mathsf{C}_{\mathsf{ID}}'|\mathsf{F}_{\mathsf{ID}}'|\text{``}0...0\text{''}_{95}|\mathsf{K}_{\mathsf{ID}}') \\ &M_3 = \mathsf{CMAC}_{\mathsf{K2}}(\mathsf{M}_1|\mathsf{M}_2) \end{split}$$

### CMD\_LOAD\_KEY stores key value in secure NVM

#### Note:

To be able to update a key you have to know the actual key value or the MASTER\_ECU\_KEY value.



# SHE Specification – Memory Update Protocol

- To add user keys the protocol as defined in the SHE specification must be used.
- This ensures confidentiality, integrity, authenticity and protects against replay attacks.
- To update the memory containing the keys the following must be calculated and passed to CSE: K1, K2, M1, M2 and M3.

Key	Calculation	Size
K1	KDF(K <sub>AuthID</sub> ,KEY_UPDATE_ENC_C) KDF is key derivation function	128 bit
K2	KDF(K <sub>AuthID</sub> , KEY_UPDATE_MAC_C) KDF is key derivation function	128 bit
M1	UID' ID AuthID - 256 bits	128 bit
M2	$\label{eq:enc_cbc_k1_IV=0} \begin{split} & ENC_{CBC,K1,IV=0}(C_{ID}' F_{ID}' \text{``}00\text{''}_{95} K_{ID}') \\ & CBC \ encryption \ using \ K1 \end{split}$	256 bit
М3	$CMAC_{K2}(M_1 M_2)$ $CMAC$ calculation using K2	128 bit



## SHE – Random Number Generators

- Use Case
  - Key generation
  - Noise/Salt to prevent re-play attacks
- Pseudo Random Number Generation (PRNG)
  - re-producible value generated by a deterministic algorithm
  - digital IP
  - fast
- TRUE Random Number Generation (TRNG)
  - value generated via measurement of physical effects (e.g. thermal noise)
  - includes analog elements (e.g. simple A/D-converter)
  - slow







## How to Store Secret Keys

#### Task

- Initialize pseudo random number generator
- Generate random number
- Generate secret keys
- Store secret keys into secure memory

#### Learn

- How to use CSEc programming interface(CSEc PRAM) for your security operations?

#### Note

- You will need to run S32K144\_EVB\_CSEc\_Step2\_CreateStore\_Keys project for this Lab.



## How to Store Keys in the CSEC Secure Memory

- How to store keys?
  - Recall: all you got is CSEc PRAM
  - Use LOAD\_KEY command to store keys to the secure memory slot
    - Takes Crypto key, Security Flags and Counter value in an encrypted form only
    - On command completion outputs encrypted values only
      - This is to validate successful key update
- The first Key to be loaded is MASTER\_ECU\_KEY
  - It is used to update all other keys



## Random Number Generator

- Pseudo random number generator
- Command: CMD\_INIT\_RNG

### **Input Parameter**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	0x0A	0x00	0x00	KeyID	Erro	Bits					Rese	erved	-			
1								Rese	erved							
2																
3																
4																
5																
6																
7																



# Input Parameters: What is an Encrypted Form?

Refer AN5401 for detail description

AuthID: the keyID of the key that authorizes the key update

CID' – the new counter value (28 bits).Starts from 0x0000001

FID' – New Protection flags

- For SFE == 0x00: WRITE\_PROT | BOOT\_PROT | DEBUG\_PROT | KEY\_USAGE | WILD\_CARD (5 bits)
- For SFE == 0x01:
   WRITE\_PROT | BOOT\_PROT |
   DEBUG\_PROT | KEY\_USAGE |
   WILD\_CARD | VERIFY\_ONLY (6 bits)

- SHE specification defines the secure memory update protocol
  - Supply keys in terms of M1, M2 and M3
    - M1 = UID'|ID|AuthID 128 bits
    - M2 = ENC<sub>CBC, K1, IV=0</sub>(CID'|FID'|"0...0"95|KID') 256 bits : SFE==0x00
    - $M2 = ENC_{CBC, K1, IV=0}(CID'|FID'|"0...0"94|KID') 256 \text{ bits} : SFE==0x01$
    - M3 = CMAC<sub>K2</sub>(M1|M2) 128 bits
      - K1 = KDF(KEY<sub>AuthiD</sub>, KEY\_UPDATE\_ENC\_C)
      - K2 = KDF(KEY<sub>AuthD</sub>, KEY\_UPDATE\_MAC\_C)

KEYID' – The new key value (128 bits)

CSEc PRAM input for LOAD\_KEY command

3 4 5 6 7 8 9 A B

KEY<sub>AuthID</sub>: Authorizing key value



## **Output Parameters**

- M4 = UID|ID|AuthID|M4\*
- $M5 = CMAC_{K4}(M4)$

### CSEc PRAM input for LOAD\_KEY command

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	0x07	0x00	0x01	KeyID	Error	Bits					Rese	erved				
1								M1 [	0:15]							
2								M2 [	0:15]							
3																
4								M3 [	0:15]							
5								M4 [	0:31]							
6																
7								M5 [	0:15]							

## Let's Load the KEY

Used CSEc to generate M1, M2, M3, M4 and M5

Load keys using LOAD\_KEY command

- Compare user generated M4/M5 value with CSEc PRAM returned M4/M5 value
  - This validates that key write was successful



## Keys Used In This Lab

Keys used in this lab can be found in CSEc\_keys.h in the project

```
#ifndef CSEC_KEYS_H_
#define CSEC_KEYS_H_

uint32_t BLANK_KEY_VALUE[4] = {0xFFFFFFFFF, 0xFFFFFFFFF, 0xFFFFFFFFF}; //When key value is not
written it is all FFs
uint32_t MASTER_ECU_KEY_VALUE[4] = {0xD275F12C, 0xA863A7B5, 0xF933DF92, 0x6498FB4D}; //MASTER_ECU_KEY
uint32_t BOOT_MAC_KEY_VALUE[4] = {0x12340000, 0x000000000, 0x000000000, 0x000005678}; //BOOT_MAC_KEY
uint32_t KEY_1_VALUE[4] = {0x2FF8B03C, 0x5C540546, 0x5A9C94BD, 0x2D863279}; //KEY_1
uint32_t KEY_11_VALUE[4] = {0x85852FF8, 0xE7860C89, 0xB3AB9D63, 0xB8D6288F}; //KEY_11
uint32_t RAM_KEY_VALUE[4] = {0x68B674CB, 0x8198A250, 0x3A285100, 0xF4DDC40A}; //RAM_KEY
#endif /* CSEC_KEYS_H_ */}
```



## Code to Create and Load Keys Into CSEc

## Code can be found in main.c in the project



## Initialize Random Number Generator (RNG)

## Code can be found in CSEc\_functions.c in the project

```
/* Initialize Random Number Generator */
uint16 t INIT RNG(void)
while((FTFC->FSTAT & FTFC FSTAT CCIF MASK) != FTFC_FSTAT_CCIF_MASK); //Check for the ongoing FLASH command
FTFC->FSTAT = (FTFC FSTAT FPVIOL MASK | FTFC FSTAT ACCERR MASK); // Write 1 to clear error flags
/* Start command by writing Header */
//Write to Page0 Word0, Value = 0x0A000000
while((FTFC->FSTAT & FTFC FSTAT CCIF MASK) != 0x80); //Check for the ongoing FLASH command
csec error bits = CSE PRAM->RAMn[1].DATA 32 >> 16; //Read Page0 Word1, Error Bits
return csec error bits;
```

## Load Keys

## Code can be found in CSEc\_functions.c in the project

```
uint16_t LOAD_KEY(uint32_t *M4_out, uint32_t *M5_out, uint32_t *M1_in, uint32_t *M2_in, uint32_t *M3_in, uint8_t key_id)
      while((FTFC->FSTAT & FTFC_FSTAT_CCIF_MASK) != FTFC_FSTAT_CCIF_MASK); //Check for the ongoing FLASH command
      FTFC->FSTAT = (FTFC_FSTAT_FPVIOL_MASK | FTFC_FSTAT_ACCERR_MASK); // Write 1 to clear error flags
      for(i=4,j=0; i<8; i++,j++) //Write to Page1</pre>
      CSE PRAM->RAMn[i].DATA 32 = M1 in[j];
      for(i=8,j=0; i<16; i++,j++) //Write to Page2-3</pre>
      CSE PRAM->RAMn[i].DATA 32 = M2 in[j];
      for(i=16,j=0; i<20; i++,j++) //Write to Page4
      CSE PRAM->RAMn[i].DATA_32 = M3_in[j];
      /* Start command by writing Header */
      CSE PRAM->RAMn[0].DATA 32= (CMD LOAD KEY << 24) | (CMD FORMAT COPY << 16) | (CALL SEO FIRST << 8) | key id;// Write to Page0 Word0, Value =
      0x07000000 | key id
      while((FTFC->FSTAT & FTFC FSTAT CCIF MASK) != 0x80); //Check for the ongoing FLASH command
      csec_error_bits = CSE_PRAM->RAMn[1].DATA_32 >> 16; //Read Page0 Word1, Error Bits
      for(i=20,j=0; i<28; i++,j++) //Read from Page5-6</pre>
      M4_out[j] = CSE_PRAM->RAMn[i].DATA_32;
      for(i=28,j=0; i<32; i++,j++) //Read from Page7</pre>
      M5_out[j] = CSE_PRAM->RAMn[i].DATA_32;
      return csec_error_bits;
```






# **CSEc Security Block Diagram**

## Supports OEM Requirements for End Node Security

### Supports >SHE functionality

- Secure key storage
- AES-128 encryption/decryption
- AES-128 Cypher-based Message
   Authentication Code (CMAC) calculation
   and authentication
- True and Pseudo random number generation
- User configurable Secure Boot Mode (Sequential, Strict, or Parallel Boot)





## CSEc: CSE PRAM Interface Structure

The PRAM interface can be thought of a 128-bit wide SRAM with eight 128-bit pages




Figure 32-11. Generic PRAM interface

(1) User should first enter the data as required, in 128-bit blocks, as many blocks as desired (within the seven pages allowed at one given time).


(2) Any associated control information such as 'MESSAGE LENGTH'.

(3) The last write which is to the command header. This is because writing to the command header (any write to any of the bytes 0-3) triggers the macro to lock the PRAM interface so CSEc operation may start.




# S32K Security Module (CSEc) - Commands Header

- FuncID: CSEc ID to execute
- Func Format: specify data transfer to CSEc: parameters directly copied to PRAM or pointer method
- CallSeq: long data could be managed
- Key ID: SHE key index (Keyldx) and key block selec (KBS)
- Error bits: Located in FCESTAT





## CSEc PRAM – Command Header



# CSEc: Activity Confliction With Flash/EEPROM Operations

- CSEc is shared with Flash controller. CSEc command is not accepted during Flash command is executed (CCIF=0)
  - -Ex1) Program Flash is programmed/erased
  - Ex2) EEPROM is programmed.

#### NOTE from RM


- 1. It is not possible to concurrently execute CCOB commands related to Program, Erase (or other standard FTFC flash commands) along with CSEc commands.
- 2. Execution of a CSEc command while in Erase Suspend (ERSSUSP) will result in the Suspended Erase operation being aborted (not able to be resumed).
- 3. It is also not possible to execute a different CSEc command in the middle of a continuation of an ongoing CSEc command.
- 4. It is possible to execute a FCCOB command in the middle of a continuation of an ongoing CSEc command, BUT the result is the existing CSEc command will be canceled.
- 5. Starting execution of CCOB commands or CSEc commands will lock out the CCOB interface, the EEERAM and the PRAM. The lock is in place until the requested command completes.



# CSEc: Example - CBC Encryption - CallSeq Usage









# S32K Security Module (CSEc) – Keys

Key name	KBS	Key Index
SECRET_KEY	X	0x0
UID	X	0x0
MASTER_ECU_KEY	X	0x1
BOOT_MAC_KEY	X	0x2
BOOT_MAC	X	0x3
KEY 01 – KEY 10	0	0x4-0xA
KEY 11 – KEY 17	1	0x4-0xA (CSEC Ext.)
RAM_KEY	X	0xF



# S32K Security Module (CSEc) – CMAC Verification


 The Verify MAC command verifies a MAC of a given MESSAGE

## Two options

- Data Directly copied to PRAM
- Pointer method

### Command Parameters

- Key ID
- Message Length
- Message
- MAC
- MAC Length





# S32K Security Module (CSEc) – CMAC Command

 Generate MAC command operates on a MESSAGE using a key

## Two options

- Data Directly copied to PRAM
- Pointer method
- Command Parameters
  - -Key ID
  - Message Length
  - Message

#### **Command Parameters**

Parameter	Direction	Width
KEY_ID	1N	5
MESSAGE_LENGTH	IN	64
MESSAGE	IN	n * 128
MAC	OUT	128
MAC - CMACKEY, KEY_ID (MESSAGE, MESSAGE_LENG	TH)	
Error Codes: ERC_NO_ERROR, ERC_SEQUENCE_ERROR ERC_KEY_INVALID,ERC_KEY_EMPTY, ERC_MEMORY_F		ROR

#### Data Directly Copied to PRAM

	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F		
0	0x05	0x00	0x00	KeyID	Епо	Bits	Reserved M							MESSAGE_LENGTH				
1	DATA 1 [0:15]																	
2	DATA 2 [0:15]																	
3	DATA 3 [0:15]																	
4	DATA 4 [0:15]																	
5	DATA 5 [0:15]																	
6								DATA	6 [0:15]									
7								DATA	7 [0:15]									

#### Pointer Method

	0	1	2	3	4	- 5	6	7	8	9	A	В	C	D	Ε	F
0	0x05	0x01	0x00	KeytD	Erro	Bits			Rese	MESSAGE_LENGTH						
1	FI	ash Sta	rt Addre	055	Reserved											
2								Resi	erved							
3	1															
4	1															
5	1															
20																
6	1															



# S32K Security Module (CSEc) – Boot Define

- Allow user to define the Boot size
- User to select the boot mode
- Input Parameters
  - -Boot size
  - Boot Flavor




Table continues on the next page...







# **Encrypt Image Task**

- Task
  - Encrypt an image using the CSEc
- Learn
  - How to use CSEc to encrypt data using Keys?
- DIY
  - Use ENC\_ECB command to encrypt the image
  - Use ENC\_CBC command to encrypt the image
  - What do you expect to see?
  - Use KEY\_11 vs. KEY\_1, what did you see?
- Note
  - You will need to run S32K144\_EVB\_CSEc\_Step3\_EncryptLogo project for this Lab.



## Lab Technical Details (Misc)

- EVB Configuration
  - SOSC w/8MHz crystal
  - $-VCO_CLK = 8 \times 40 = 320MHz$ ,  $SPLL_CLK = 320 / 2 = 160MHz$
  - -CORE\_CLK / SYS\_CLK = 160 / 2 = 80MHz
  - -BUS\_CLK = 80 / 2 = 40MHz, FLASH\_CLK = 80 / 3 = 26.6MHz
- The size of NXP logo is 80x200 pixels in RGB565 format (1pixel=2byte), thus 32000 bytes in total
- To maximize the throughput, the pre-encrypted NXP logo bitmap data is transferred from Flash to SRAM by DMA in the initialization routine



## Lab Software Requirements

- Display plain text array of the NXP image on LCD (Done)
- Press SW2 to Encrypt plain text array (Need to Do)
- During encryption display encypted cipher text array on the LCD (Done)
- The encrypted logo is gradually drawn from top to bottom on the LCD (Done)
- Elapsed times and encryption and display data rates are shown on LCD (Done)
- Press reset to start again.



# Crypto Tasks

- ECB Encoding
- Command: CMD\_ENC\_ECB

#### Input Parameter

	Byte																	
Page	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F		
0	0x01	0x00	0x00	KeyID	Erro	Bits	Reserved									PAGE_LENG TH		
1	PLAIN_TEXT 1 [0:15]																	
2	PLAIN_TEXT 2 [0:15]																	
3	PLAIN_TEXT 3 [0:15]																	
4	PLAIN_TEXT 4 [0:15]																	
5	PLAIN_TEXT 5 [0:15]																	
6							PL	N_TE	XT 6 [0:	15]								
7							PL	AIN_TE	XT 7 [0:	15]								

#### **Output Parameter**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x01	0x00	0x00	KeyID	Erro	ror Bits Reserved										
1	CIPHER_TEXT 1 [0:15]															
2	CIPHER_TEXT 2 [0:15]															
3	CIPHER_TEXT 3 [0:15]															
4	CIPHER_TEXT 4 [0:15]															
5	CIPHER_TEXT 5 [0:15]															
6							CIP	HER_TE	XT 6 [0	):15]						
7		CIPHER_TEXT 7 [0:15]														



## Crypto Tasks

- ECB Decoding
- Command: CMD\_DEC\_ECB

#### **Input Parameter**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x03	0x00	0x00	KeyID	Erro	Bits				Rese	erved				1	LENG
															I	Н
1							CIP	HER_TE	EXT 1 [0	0:15]						
2							CIP	HER_TE	EXT 2 [0	0:15]						
3	CIPHER_TEXT 3 [0:15]															
4							CIP	HER_TE	EXT 4 [(	0:15]						
5							CIP	HER_TE	EXT 5 [0	0:15]						
6	CIPHER_TEXT 6 [0:15]															
7							CIPI	HER_TE	EXT 7 [0	0:15]						

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x03	0x00	0x00	KeyID	Erro	r Bits					Rese	erved				
1		•					PL	AIN_TE	XT 1 [0	:15]						
2		PLAIN_TEXT 2 [0:15]														
3		PLAIN_TEXT 3 [0:15]														
4							PL	AIN_TE	XT 4 [0	:15]						
5							PL	AIN_TE	XT 5 [0	:15]						
6	PLAIN_TEXT 6 [0:15]															
7							PL	AIN_TE	XT 7 [0	:15]						



# Crypto Tasks

- CBC Encoding
- Command: CMD\_ENC\_CBC

#### **Input Parameter**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x02	0x00	0x00	KeyID	Erro	Bits				Rese	erved				PAGE_ T	
1								IV [0	0:15]							
2		PLAIN_TEXT 1 [0:15]														
3		PLAIN_TEXT 2 [0:15]														
4							PL	AIN_TE	XT 3 [0:	15]						
5							PL	AIN_TE	XT 4 [0:	15]						
6	PLAIN_TEXT 5 [0:15]															
7							PL	AIN_TE	XT 6 [0:	15]						

	0	1	2	3	4	4 5 6 7 8 9 A B C D E F										
0	0x02	0x00	0x00	KeyID	Erro	Bits					Rese	erved				
1								IV [C	):15]							
2		CIPHER_TEXT 1 [0:15]														
3		CIPHER_TEXT 2 [0:15]														
4		CIPHER_TEXT 3 [0:15]														
5							CIP	HER_TE	EXT 4 [0	0:15]						
6	CIPHER_TEXT 5 [0:15]															
7							CIP	HER_TE	EXT 6 [0	0:15]						



## Crypto Tasks

- CBC Decoding
- Command: CMD\_DEC\_CBC

**Input Parameter** 


	0	1	2	3	4												
0	0x04	0x00	0x00	KeyID	Error	Bits				Rese	erved				PAGE_ T	LENG H	
1			•				•	IV [C	):15]						•		
2	CIPHER_TEXT 1 [0:15]																
3	CIPHER_TEXT 2 [0:15]																
4							CIP	HER_TE	XT 3 [0	):15]							
5							CIPI	HER_TE	EXT 4 [0	):15]							
6	CIPHER_TEXT 5 [0:15]																
7	CIPHER_TEXT 6 [0:15]																

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x04	0x00	0x00	KeyID	Erro	Bits					Rese	erved				
1								IV [C	):15]							
2		PLAIN_TEXT 1 [0:15]														
3	PLAIN_TEXT 2 [0:15]															
4							PL	AIN_TE	XT 3 [0:	:15]						
5							PL	AIN_TE	XT 4 [0:	:15]						
6	PLAIN_TEXT 5 [0:15]															
7	PLAIN_TEXT 6 [0:15]															



## CSE\_PRAM Macro Definition in Header File

- Below text macro has been defined in "S32K144.h" header file
- The "RAMn[]" array is defined with "uint32\_t"




Example: CSE PRAM->RAMn[i].DATA 32 = plain text[j];



## Software Coding Example – ENC\_CBC Case

```
/* Encode the data using CBC: Cipher Block Chaining Mode
* For simplicity this function is developed for up to first 6 pages of data(96 bytes)
uint16_t ENC_CBC(uint32_t *cipher_text, uint32_t *IV, uint8_t key_id, uint32_t *plain_text, uint16_t page_length)
 while((FTFC->FSTAT & FTFC FSTAT CCIF MASK) != FTFC FSTAT CCIF MASK); //Check for the ongoing FLASH command
 FTFC->FSTAT = 0x30; // Clear old errors
 for(i=4,j=0; i<8; i++,j++) //Write to Page1
   CSE PRAM->RAMn[i].DATA 32 = IV[j];
 for(i=8,j=0; i<(page length*4+8); i++,j++) // Fill all other pages, word by word
                                                                                                                         3
   CSE_PRAM->RAMn[i].DATA_32 = plain_text[j];
                                                                                                                         4
 CSE PRAM->RAMn[3].DATA 32= page length; // Write to Page0 Word3, Value = Number of Pages
                                                                                                                         5
 / Start command by writing Houder +/
 CSE_PRAM->RAMn[0].DATA_32=(CMD_ENC_CBC << 24) | (CMD_FORMAT_COPY << 16) | (CALL_SEQ_FIRST << 8) | key_id; // Write to Page0 Word0, Value = 0x020000000 | key_id
 while((FTFC->FSTAT & FTFC FSTAT CCIF MASK) != 0x80); //Check for the ongoing FLASH command
 csec error bits = CSE PRAM->RAMn[1].DATA 32 >> 16; //Write to Page0 Word1
 for(i=8,j=0; i<(page length*4+8); i++,j++)
   cipher_text[j] = CSE_PRAM->RAMn[i].DATA_32; //Read Page0 Word1, Error Bits
```

return csec error bits;





## Display the Image

- Run S32K144\_EVB\_CSEc\_Step3\_EncryptLogo
- Press SW2
- Should see Blank image
- How much time did it take?



CSEc Functions can be found in CSEc\_functions.c




Time = 0.105s

## DIY: Encrypt the Image Using CBC Mode

- ECB Encoding Decoding using KEY\_1
- Command: CMD\_ENC\_ECB
- Function: ENC\_ECB
- Run project with your modification, press SW2
- How much time did it take?





Time = 0.147s

CSEc Functions can be found in CSEc functions.c



## DIY: Encrypt the Image Using CBC Mode

- ECB Encoding Decoding using KEY\_1
- Command: CMD\_ENC\_CBC
- Function: ENC\_CBC
- Run project with your modification, press SW2
- How much time did it take?





Time = 0.153s

CSEc Functions can be found in CSEc functions.c



## DIY: Encrypt the Image Using CBC Mode

- ECB Encoding Decoding using KEY\_11
- Command: CMD\_ENC\_CBC
- Function: ENC\_CBC
- Run project with your modification, press SW2
- What did you see? Why?



CSEc Functions can be found in CSEc\_functions.c







## **Erase CSEc Keys**

- Task
  - Erase all keys

- Learn
  - Erase Keys based on process defined by SHE and Implement by the CSEc?

- Note
  - You will need to run S32K144\_EVB\_CSEc\_Step4\_Erase\_CSEc\_Keys project for this Lab.



## **Erase CSEc Keys**

- SHE describes a process to reset the secure flash to the state it was in when it left the factory which the CSEc has implemented.
- This can only be done if no user keys have been write protected.
- CMD\_DBG\_CHAL and CMD\_DBG\_AUTH FCCOB commands are used to erase the secure flash.
- What do you mean by secure flash back to factory?
  - The device does not have user keys (MASTER\_ECU\_KEY, BOOT\_MAC, BOOT\_MAC\_KEY, KEY1..KEY17 are all erased)



## **Erase CSEc Keys**

#### It is a 2 step process


- Issue CMD\_DBG\_CHAL command request a random number (let say CHALLENGE 128-bits)
- 2. Issue CMD\_DBG\_AUTH command to return the authorization parameter to CSEc (let say AUTHORIZATION 128bits)
- AUTHORIZATION value can be generated using CHALLENGE and MASTER\_ECU\_KEY
- K = KDF(KEYMASTER\_ECU\_KEY, DEBUG\_KEY\_C)
- AUTHORIZATION = CMAC<sub>K</sub> (CHALLENGE | UID)



## Erase CSEc Keys Challenge/Authorization

- Issue Challenge
- Command: CMD\_DBG\_CHAL

#### Input Parameter



	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x12	0x00	0x00	KeyID	Erro	r Bits					Rese	erved				
1							CH	IALLEN	IGE [0:1	15]						
2								Rese	erved							
3																
4																
5																
6																
7																



## Erase CSEc Keys Challenge/Authorization

- Return authorization
- Command: CMD\_DBG\_AUTH

 $K = KDF(KEYMASTER\_ECU\_KEY, DEBUG\_KEY\_C)$ AUTHORIZATION =  $CMAC_K$  (CHALLENGE | UID)

#### Input Parameter

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	0x13	0x00	0x00	KeyID	Erro	Bits					Rese	erved				
1							AUT	HORIZA	NOITA	0:15]						
2								Rese	erved							
3																
4																
5																
6																
7																







## Disable CSEc (Reset Device to Factory State)

#### Task

- Disable CSEc and reset device to factory state

#### Learn

- How to put back the device so that FlexRAM is no longer used for EEPROM (factory state) which will also disable the CSEc.


#### Note

- You will need to run S32K144\_EVB\_CSEc\_Step5\_Disable\_CSEc project for this Lab.



### Erase All Flash

To disable the CSEc the Data Flash 0 IFR must be erased which was written to during step 1 to configure the CSEc and use the FlexRAM with Data Flash as EEEPROM and secure Flash.





### **Erase All Flash Block Command**

- Erase All Flash Blocks
- Command: Erase All Blocks

#### **Input Parameter**


FCCOB Number	FCCOB Contents [7:0]
0	0x44 (ERSALL)

- Power Cycle Device
- Like you did after Lab 1 Check for:

#### FCNFG[RAMRDY] == 1 & FCNFG[EEERDY] == 0


i.e. emulated-EEPROM is not available now and we are back to the factory state of the MCU








# Secure Boot – Check Boot Loader for Integrity and Authenticity



- MAC protects against modification of bootloader and depends on the (secret) boot key → integrity and authenticity of bootloader.
- Only if calculated MAC value matches stored boot MAC value: successful secure boot → set respective bit in host interface and unlock keys for further usage (see next demos)



## **Secure Communication**




- · Random number: protects against replay attacks.
- Encryption: protects against eavesdropping.
- Random number and encryption: ensures data integrity and authenticity.



## CSEc: Module Interaction & Data-Flow

Scenario: CAN Rx Message Authentication


- 1. CAN data stored in local buffer
- 2. FlexCAN triggers interrupt to CORE/DMA
- Transfer Data to CSEc Memory (max. 12 CAN message á 8 Bytes + 16 Byte CMAC)
- 4. Trigger CSEc CMAC calculation/verification
- 5. CSEc triggers interrupt to Core
- 6. Core processed message data





## **Component Protection**

(Detect replacement or Modification of Components)



Replacement or modification of ECU <n> will change its unique ID and/or keys. Both will be detected with this proposal for component protection.

# Mileage Protection – Protect Mileage Meter Against Modification

- MAC protects mileage against modification.
- Distributing mileage on other ECUs protects against replay-attacks (i.e., overwriting mileage and MAC with read old mileage and its MAC).

Step 1: Application asks CSE module to verify MAC of stored mileage (using key #x)


Step 2: CSE module reads mileage and MAC. CSE module uses key #x to calculates MAC. CSE module compares both MACs. If identical: CSE module sets bit in host interface.

Step 3: Application checks bit and asks other ECUs for mileage (via secure communication). If bit is set and other ECUs reports same mileage: stored mileage is ok.

Step 4: ECU gets new mileage. Application asks CSE module to generate MAC of new mileage (using key #x).

Step 5: CSE module reads new mileage. CSE module uses key #x to calculates MAC. CSE module writes MAC to system RAM.

Step 6: Host writes new mileage and its MAC into flash. Host sends new mileage to other nodes (secure communication)









## Summary – CSEc Workshop

- Demonstrated how to enable the CSEc through the Configuration/Partitioning of the FlexRAM and Data Flash EEEPROM.
- How to create and store Secret keys using the CSEc interface PRAM.
- In the Do It Yourself portion you encrypted the NXP logo in both EBC and CBC mode using the CSEc AES-128 hardware and secret key.
- Demonstrated how to clear the secret keys (as long as they are not locked).
- Showed how to restore the device back to factory state.
- Additionally the workshop demonstrated how much time the encryption takes in both EBC and CBC mode.




## Summary – CSEc in Your Application

- CSEc can help you to encrypt your data and generate CMAC values to verify data The CSEc is compliant with "SHE" security standard which means 1) comes with dedicated AES-128 hardware for much faster security processing, and 2) keys used for the encryption / decryption / authentication are stored in the special EEPROM storage which CPU can't access.
- Secure communication is and Firmware authentication is possible with S32K All of S32K1xx family products from 128KB to 2MB flash products equip the "Cryptography-Service-Engine-compressed" (or CSEc) for secured communication (message encryption and/or authentication), and firmware code authentication.
- Future Proof Combining with CAN FD feature, S32K MCU family is the best choice to achieve more secure automotive applications from small body control nodes to in-vehicle network gateway.




## Summary – S32K144 CSEc Image Decryption Demo



- Fast execution of encryption/decryption/authentication by hardware
- Complaint with "SHE" standard specification with secured key storage
- Available in all S32K1xx products from 128KB to 2MB flash memory



## Summary – CSEc Image Decryption Demo



## AUTOSAR Cryptographic Service Engine Driver (CSEc)

Complex Device Driver for Autosar

Implementing AUTOSAR 4.0 conventions (AUTOSAR 4.2 support in progress)

Driver configuration using Autosar tooling

Supporting S32K142, S32K144, S32K148 Support for S32K146 in progress

Easy to integrate into Autosar Crypto stacks (4.0/4.2)

Main services:

Secure cryptographic key storage

AES-128 encryption and decryption (ECB and CBC)

AES-128 CMAC calculation and verification

True and pseudo random number generation

Miyaguchi-Preneel compression function

Secure boot mode (user configurable)


Implementing Synchronous access to CSEc HW

Driver API abstracting CSEc HW commands

Validated with multiple compilers

Fully compatible with NXP Autosar MCAL product

Compatible with running in parallel with EEPRom or Flash drivers (sharing HW peripherals)



Configurable parameters in Elektrobit Tresos



## **AUTOSAR CSEc Sample Application**

- Part of CSFc driver installer
- Demonstrates usage of CSEc driver in parallel with synchronous EEP and FLS drivers
- After each FLS, EEP and CSEC operation, messages are printed over UART
- Self-contained application delivered with a built system (makefiles) that compiles and delivers the elf
  file to be programmed with a debugger/programmer.

Initializes CSEc HW (S32K14x partitioned for emulated EEPROM, 512 bytes subtracted from EERAM space for keys)

Loads master key and user key 2

Encrypts a 16-byte buffer using AES – 128 ECB protocol

Reads the UID of the chip

Erases the stored keys (master key and user key 2)

```
wMCAL SAMPLE APPLICATION: OS not presentwown CSEC: Master key updated successfullywas EEP write acceptedwas CSEC: User key updated successfullywas EEP write finished successfully was FEE init finished successfully was CSEC: Encryption successfulwas EEP read acceptedwas FEE erase immediate successfullywas CSEC: Get ID executed successfullywas
```

Hyperterminal log

S32K142 S32K144 S32K148 **Used Compilers** 

GHS: 2015.1.4 IAR: V7.50.3 GCC: 4.9.3 20150529





# SECURE CONNECTIONS FOR A SMARTER WORLD