## NXP LPC MICROCONTROLLERS

#### MAXIMIZING ENERGY EFFICIENCY IN ALWAYS-ON APPLICATIONS

#### CRISTIANO CASTELLO TECHNOLOGY AND BUSINESS DEVELOPMENT FTF-DES-N1967 MAY 17, 2016





SECURE CONNECTIONS FOR A SMARTER WORLD

## AGENDA

- LPC Microcontroller Portfolio Overview
- Leveraging Low Power Design Techniques
- What is next?



1

## LPC MICROCONTROLLER PORTFOLIO OVERVIEW



## NXP'S Breadth in Microcontrollers

Kinetis + LPC = Broad Portfolio of Microcontroller Families



Performance, Integration & Security

**Performance, Integration & Security** 



## **Continuity in the LPC Cortex-M Microcontroller Portfolio**





### **Introducing LPC54000 Series of Power Efficient Microcontrollers**





#### LPC54113: 100MHz Cortex-M4F with 256 KB Flash **Block diagram and key features**



#### CPU

Flash

256 KB

I<sup>2</sup>C Fm+ (8)

**UART** (8)

RAM

192 KB

**SPI** (8)

 $I^{2}S(2)$ 

ROM

MEMORY

Up to 8-ch

**GPIO** (Up to 50)

LOW POWER INTERFACES

**DMIC Subsystem** 

**Crystal-less USB 2.0** 

**ADVANCED CONNECTIVITY** 

**Temp Sensor** 

ADC

12 bit, 12 ch, 5 Msps

LOW-POWER ANALOG

100MHz Cortex-M4F •

#### Memory

256 KB Flash, 192 KB RAM

#### Interfaces for connectivity & sensors

- Stereo DMIC subsystem •
  - (PDM, decimator, HW VAD)
- 8 SPI, 8 I2C, 8 UART, 2 I<sup>2</sup>S channels. Max 8 channels
- **Crystal-less FS USB** ٠
- Power-efficient 5.0 Msps, 12-bit ADC: full-• spec performance (1.62 to 3.6V, -40 to 105 °C)

#### **Clocks & timers**

- 12/48/96 MHz FRO, 100 kHz-1.5MHz WDOG OSC, 32 Xtal OSC, external clock input
- Basic & advanced timers including ٠ SCTimer/PWM
- Asynchronous peripheral bus ٠

#### Packages

- LQFP64 (10 x 10 mm)
- WLCSP49 (3.45 x 3.45 mm)

#### Other

- Operating voltage: 1.62 to 3.6V ٠
- Temperature range: -40 to 105 °C



I PC5411x Silicon LPCXpresso 54114 (OM13089) LPC54114 Audio & Voice Recognition Kit (OM13090)

Limited Early Access Samples NOW Market Announcement Embedded World Full Market Launch May 30, 2016 (WLCSP MP Jul-2016)

#### **Target Applications**

**Availability** 

#### **Consumer / Wearable / Personal Health Mgmt**

Wearables, fitness monitoring, home healthcare, and patient monitoring

#### **Gaming / Entertainment**

Console / user motion control and orientation, voice and sound activation, general toys

Home / Building Automation & Control

- Access and lighting control, HVAC and smart • thermostats, fire, safety and security
- UI with voice and sound activation



#### LPC54114: 100MHz Cortex-M4F/M0+ with 256 KB Flash **Block diagram and key features**





Operating voltage: 1.62 to 3.6V ٠

Other

Temperature range: -40 to 105 °C

LPC54114 Audio & Voice Recognition Kit (OM13090)

#### **Consumer / Wearable / Personal Health Mgmt**

- Wearables, fitness monitoring, home healthcare, and
- Console / user motion control and orientation, voice
- Access and lighting control, HVAC and smart

#### LPC5411x Target Application Always-on battery operated device

#### Low Active Currents for Always-On Processing

- ARM<sup>®</sup> Cortex <sup>®</sup> M4F <85 μA/MHz (from RAM at 48MHz)
- ARM<sup>®</sup> Cortex <sup>®</sup> M0+ <65 μA/MHz (from RAM at 48MHz)
- 7 uA (64kB SRAM retention) with 19us wake-up
- Optional co-processor for sensor interfacing, data aggregation and system task management

## Optimized integration, including on-chip digital microphone (DMIC) subsystem

- Maximize battery life through ultra-low power sound detection, voice recognition and activation
- **12-bit, 5 Mbps ADC** for high-precision analog sensor interface, full spec over voltage range: 1.62 to 3.6V
- Accurate, Low-power FRO Supporting Crystal-less FS USB

#### Optimal serial interfaces and peripherals for your application

- Select up to any eight of our FlexComm peripherals
  - $\,$  up to 8x SPI,  $\,$  8x I^2C,  $\,$  8x UART, and 2x I^2S  $\,$
- Up to 48 GPIOs



\* Target Dates, Features, Specs Subject to Change



# LEVERAGING LOW POWER DESIGN TECHNIQUES



### Low Power: Is It More Than Just an Industry Buzzword?



1. Everybody wants "lower power" ...

... but it can mean different things depending on the application

- 2. The IC / system implementation and choices can be different depending on the desired optimization point
- 3. There are a lot of "engineering benchmark" and number fights in the industry ...



## **Typical Application for a Microcontroller**



Time

"Duty Cycle" is the ratio of "Active" time  $(T_{ON})$  over the period  $(T_{period})$ 

Instantaneous power consumption is important
→The device cannot demand more volt-amps which are available from the energy source

But even more important is the energy consumption (energy is the integration of power over time – the area under power curve)

 $\rightarrow$ Energy consumption determines the battery life



## Why Do I Need to Understand the Power Profile of My Application?





- 1. Depending on Duty Cycle, the overall energy consumption can be dominated either by the sleep or active power consumption
- 2. Even with 99.9% duty cycle, Energy consumption in Active Mode is 4x Energy in Sleep Mode



## Multiple Areas to Optimize: Wakeup Time





## Multiple Areas to Optimize: Active and Sleep Mode Optimizations



(Some of the) techniques to reduce power consumptions in Active Sleep Mode

- Clock Generation
- (Auto) Clock Gating
- Low Power Voltage Regulator
- Low power oscillator
- Ultra Low Power Voltage Regulator
- Source Biased RAM
- •



#### **Clock Generation**





## What is Clock Gating?

- Clock Gating is a technique used in synchronous circuits for reducing dynamic power consumption, by adding logic to a circuit to prune the clock tree
- It disables portions of the circuitry so that the flip-flops to avoid unnecessary switch states
- Clock gating works by taking the enable conditions attached to registers, and uses them to gate the clocks
- Mote that the clock gating logic will change the clock tree structure, since the clock gating logic will sit in the clock tree
- Clock gating logic can be added into a design in a variety of ways:
  - Coded into the RTL as enable conditions that can be automatically translated into clock gating logic by synthesis tools (fine grain clock gating)
  - Inserted into the design manually by the RTL designers (typically as module level clock gating) by instantiating library specific ICG (Integrated Clock Gating) cells to gate the clocks of specific modules or registers
  - Semi-automatically inserted into the RTL by automated clock gating tools



## **Software Controlled Clock Gating**

- The most basic form of dynamic power control is achieved by 'enable' registers for clock trees
- Software only turns on clocks to blocks it needs
- This method for clock control is common for peripheral clock branch enable
- Software cannot control the clock enable for the chip's infra-structure blocks. That is blocks such as:
  - Bridges
  - -Bus fabrics
  - -RAM/ROM/FLASH controller
  - Chip's main Clock Gating (e.g. in low power mode)





## **Auto Clock Gating**

- Auto-clockgating needs to be able dynamically decide when a clock should be turned on/off for a logic cloud
- Can use bus 'SEL' -
- Turn OFF clock when block not accessed



Making a live decision can limit circuit speed, in this case to 13ns!!



#### **C1US Auto Clock Gating Results Dynamic Power**



Clock gating control bits ('0' to enable auto gating) 0 - RAM01 - ROM02 - RAM13 – ROM1 4 - RAM25 – FLASH VPB 6 – FLASH AHB 7 – AHB MATRIX 8 – AHB2VPB BRIDGE 9 – SYCON REGBANK



## **C1US Sleep Figures with Auto Clock Gating**



Clock gating control bits ('0' to enable auto gating) 0 – RAM0 1 – ROM0 2 – RAM1 3 – ROM1 4 – RAM2

- 5 FLASH VPB 6 – FLASH AHB
- 7 AHB MATRIX 8 – AHB2VPB BRIDGE
- 9 SYCON REGBANK



#### Low Power Regulator:

#### Supporting a large number of internal supplies for optimum voltage scaling

$$P = f_{clk} a C_{tot} V_{DD}^2 + V_{DD} I_{SC}(V_{DD}) + V_{DD} I_{leakage}(V_{DD})$$



- Support large number of power domains to allow each task to be completed with minimum power.
- Separately scale voltages to different chip functions (RAM, SB-RAM, ROM, FLASH, CORE, IO, retention domains, analog, RF)
- A power architecture that achieves this flexibility with minimal overhead (area, power) is required
- Supporting a large number of supply domains without the need to add capacitance for stabilization (stable, very fast response time, yet very low power)



#### **Modular LDO Concept**





- NMOS type regulator → small Zout even at higher frequencies
- Requires charge pump (can be very low power)
- Current feedback loop ensures good load regulation
- Current feedback bias → dominant pole moves with output pole
- High speed clamps → load cap can be small (no extra decap)



## **Specification of Low Power LDO Design**

#### Static specs

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Vdda	Unregulated DC input voltage		1.5		3.6	V
Vout	Output range		0.65		1.40	V
Vout_step	Output step size			50		mV
Vout_acc	Output accuracy	Including bandgap, regular mode	-5%		5%	
Vout_acc_lp	Output accuracy	Including bandgap, low- power mode	-10%		10%	
Vout_acc	Output accuracy	Excluding bandgap	-2%		2%	
IQ	Quiescent current	Disabled, at 27°C, no load			5	nA
IQ	Quiescent current	Low-power, at 27°C, no load			100	nA
IQ	Quiescent current	Regular (per slice)			50	uA
Imax	Maximum load current	200mA output stage (magellan version)			200	mA
Vclamp_h <sup>1</sup>	Voltage at which high-side clamp activates	Relative to Vout		+100		mV
Vlcamp_l <sup>1</sup>	Voltage at which low-side clamp activates	Relative to Vout		-100		mV

#### Dynamic specs

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Tstart	Startup time	Vout within 5% settled		10u	25	us
Cload-max	Max load capacitance	25mA output stage	5			nF
Islope	Load step slope	25mA output stage Iload>100μA, regular power mode, ΔVout<10%			10	mA/µs
PSRR	Power supply rejection ratio		20			dB



## Modular LDO Output Stage Concept



- Fully programmable (vref ladder)
- Adaptively biased
- Uses separate bandgap booster in ULP mode to save power



## **Ultra-low Ireg LDO (LP mode regulation)**



Same large output transistor, thus very low Vgs at low current

All current is recycled to the output (Near perfect current efficiency LDO) Ireg = 300nA (current for Bandgap)



### Source Biased RAM to Reduce Leakage

- The source biasing scheme raises the ground voltage of the memory cell in the standby mode to achieve a large reduction in the leakage current
- Implementations:
  - Light sleep mode (Source biasing for Matrix)
  - Deep sleep mode (periphery shutdown + Source biasing for Matrix)





# WHAT IS NEXT?



#### **28nm FD-SOI as the Next Technology Node**



	28LPP	28 FD-SOI <sup>®</sup>	28LPH	20LPE
Performance @Same Leakage	1	1.18	1.08	1.20
Power @Same Speed	1	0.67	0.87	0.75
Area	1	1	1.04	0.70

- Tailored to the ULP family
  - Lower voltage operation
  - Range from <.7 volts to 1.1 volts
- Low power with on-demand performance ٠
- Advanced process without double patterning to • keep cost low



n-type well

Substrate P

- More than an order of magnitude better using RBB

1.2

(a.u.)

alleskage

0.4

0.2

0

**Reverse Body Bias effectiveness** RVT

0.39

0.16

12

RBB (V)

0.057

2.0

- RBB not limited by body diodes



#### Unparalleled Low Power Performance...but It Will Take Some Time



- <10uA/MHz @ 300MHz with DCDC</li>
- Wakeup time from deep sleep to 100MHz in <5us
- Deep Sleep with 256k byte SRAM retained: 2.4uW
- Active mode (core and memory) consumption @ 300MHz <10uW





## SECURE CONNECTIONS FOR A SMARTER WORLD

#### ATTRIBUTION STATEMENT

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, CoolFlux, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE, MIFARE Classic, MIFARE DESFire, MIFARE Plus, MIFARE FleX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TrenchMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2015–2016 NXP B.V.

