S32V234-EVB2 QUICK START GUIDE REV 2. FEBRUARY 2018






Table of Contents


- Board Overview
- Power & Reset
- Serial communications
- Boot sources and boot configurations
- Displays
- Camera inputs




Board Overview

(On back) MIPI 1

(On back) MIPI 0






Power

- EVB2 uses 12V barrel jack power supply, or wire-ended jack
- DO NOT USE BOTH SIMULATENOUSLY OR YOU WILL LIKELY DAMAGE YOUR BOARD
- 12V hot goes to Pin 1 of Barrel jack or wire-end plug. See rear of board for pin marking
- Dual position SW (SW9) controls power flow
- Red TP93 available for measuring 12V prior to main power SW (SW9)






Reset

- EVB2 provides "SOFT RESET" and "POR RESET" buttons
- Pressing "POR RESET" pulls active low "EXT_POR" signal on S32V234 chip to GND
- Pressing "SOFT RESET" pulls active low "RESET" signal on S32V234 chip to GND
- Refer to S32V234 Reference Manual for specifics on levels of reset and device reset flow






Serial Communications

- EVB2 has an FTDI chip to convert UART signals to USB friendly format, to be connected to host PC
- UART 0 (with arrow) is default serial output for Linux BSP boot images.
- Default comms rate is 115200 baud with 8 data bits, 1 stop bit, no parity.
- Use a program such as puTTy, TeraTerm or Minicom on host PC to communicate with board
- Lack of serial output on boot can indicate corrupt (or missing) boot medium, or improper baud rate. Activity LED is present near each USB port to indicate serial communication

Boot configurations


- The S32V234 has are three 'Boot modes':
 - Serial download: Allows external tool to use CAN or UART to download code into RAM and start execution. Code must be redownloaded on every reset in this mode. Uses 48kbps baud rate, see S32V234 reference manual, system boot chapter, for specifics.
 - Boot from fuses: Configures device to boot according to the internal eFuse values programmed at factory, generally not used for evaluation boards due to lack of custom fuse programming.
 - o Boot from RCONs: the most common configuration, allows customization of boot configuration via the 4 8-bit DIP switches on EVB2 (circled in picture).
- The modes are selected by 'BOOT MODE0/1' signals controlled by jumpers J40(Boot Mode[0]) & J42(Boot Mode[1]), and are read at reset. By default, the EVB2 is configured to use 'Boot from RCONs' mode. Refer to reference manual 'System Boot' chapter for more details on boot modes.
- By default, the board boots from RCON switches, which allow choosing boot core, and SD card modes for advanced use cases. (Table to be provided at end of slides.)
- Using Jumpers J48 and J49, the EVB2 can be configured to boot from SD card, EMMC, or QSPI. Booting from SD card is the factory default setting.
- Boot from SD: J48=1&2, J49=1&2, SW8 = 0x80
- Boot from EMMC: J48=1&2, J49=2&3, SW8 = 0xC0
- Boot from QSPI: J48=2&3, SW8 = 0x01 **EXTERNAL USE**



Note: Not all configurations of switches are supported by Linux BSP. Please refer to Linux BSP User Manual for validated modes.

Display


- EVB2 has TFT display or HDMI. Jumper J36 (circled) set to 1&2 for HDMI (yellow arrow), 2&3 for LVDS (blue arrow)
- NOTE: Power off board before changing any jumpers or switches.





Camera inputs

- EVB2 two MIPI camera inputs, and two VIU (parallel) inputs
- NXP and distributors sell MIPI cameras designed for use with this board
- Additionally can be added and 5V/12V external power can be provided (see schematics for pinout)
- WARNING: Power off board before changing any jumpers or switches.
- Configuring optional voltage: For 5V on Cameras 0/1, set jumpers J7/J5 to 2&3 respectively. For 12V, set to 1&2 respectively.
- Enabling/Disabling optional voltage: To enable opt. voltage for cameras 0/1, set jumpers J6/J4 to 1&2 respectively. To disable opt. voltage, set J6/J4 to 2&3 respectively.
- NOTE: If you aren't sure if your camera requires optional voltage, keep it disabled and refer to schematics/data sheet for your camera and EVB2.





Camera configurations


- By default, jumpers J6 & J4 should be set to 2&3 to keep optional voltage disabled.
- This configuration is suitable for most MIPI cameras that do not require additional voltage supply. It is also the safest configuration when using a new camera.
- Two NXP-endorsed MIPI cameras use this configuration: the OV10640 module (picture) and the Sony IMX224 camera.





Camera configurations

- Another NXP-endorsed camera module is the OV10635/10640 with MAXIM 9271 Serializer, paired with the MAXIM 9286 Deserializer (both pictured). This camera set requires the optional 12V to be enabled.
- To prepare to use the MAX9271/86 Ser/Des setup, first ensure power is off and unplugged from the board. Then, choose between MIPI 0 or 1 and configure only J7 or J5 respectively to 1&2 to select 12V. Then, set jumpers J6 or J4 to 1&2 to enable optional voltage.
- Lastly, confirm that the MAX9286 deserializer board is configured to use board power by setting its jumper JU4 to the position shown (For Rev A deserializer boards). For other revisions, refer to deserializer schematic to find required configuration.
- Once all of these are set and cameras are connected, power can be turned on. Be sure to power off before removing cameras or components.



RCON Table

| MMC/eMMC USDHC_CMD_OE_PRE_EN (SD/MMC debug) USDHC_CMD_OE_PRE_EN (SD/MMC debug) No - no action 1 - pull down Reserved Port Mappings PB9 PB8 PB7 PB6 PB5 PB3 PB2 PB1 RCON Pins RCON 16 RCON 15 RCON 14 RCON 13 RCON 12 RCON 11 RCON 10 RCON 9 Reserved OSDI- 1 - pull down O - no action 1 - pull down O - no action 1 - pull down O - no action 1 - pull down Note: The BSP has been value of the pull down Note: The BSP has been value of the pull down Note: The BSP has been value of the pull down Note: The BSP has been value of the pull down OD-Data aligned at Post Clock 10: Data aligned at Post Clock 10: Data aligned with 2X Clock 10: Data aligned with 4X Clock SD Bus Width: Nosc User Mac | Port Mappings | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | |
|--|---------------|---|-------------------------|--|-----------------------|--|--|--|--------------------------------|--|
| BOYERD Street S | RCON Pins | RCON31 | RCON30 | RCON29 | RCON28 | RCON27 | RCON26 | RCON25 | RCON24 | |
| 1-8 tot from CASI-0 | QSPI | | | | | | | | | |
| Reverved Port Kappings | SD/eSD | _ | | | | | | | | |
| Note: 17 | MMC/eMMC | | MMC_DLL_DLY[6:0] | | | | | | | |
| SCON Piles RCON23 RCON23 RCON24 RCON26 RCON19 RCON19 RCON19 RCON17 | Reserved | | | | | | | | | Soo sob |
| USDIC_CND_OF_PRE_FN USDIC_PND_ | Port Mappings | PC0 | PB15 | PB14 | PB13 | PB12 | PB11 | PB10 | | |
| USDIC_CND_OF_PRE_FN USDIC_PND_ | RCON Pins | RCON23 | RCON22 | RCON21 | RCON20 | RCON19 | RCON18 | RCON17 | | for RCO |
| Note: CMD OF PRE_EN SOHIC_PAD VASCE VA | QSPI | | | | | | | | | DOOTO |
| USDHC_CMD_OR_PREE_N | SD/eSD | | | | 000: No V | Vait 74 Clock C 001: 50ms | cycles | xosc | | switch n |
| Post Mappings | | | N 0 - no action | ance (Serial Boot) | 1 1 111 | 011:200ms 100:300ms 01:Reserved 01: Reserved 1:500ms (max) | Configuration) | (Serial Boot) | | Note: Th BSP has |
| RECON Plais RECON 16 RECON 16 RECON 16 RECON 16 RECON 16 RECON 16 RECON 17 RECON 17 RECON 17 RECON 17 RECON 18 RECON 18 RECON 18 RECON 18 RECON 18 RECON 18 RECON 19 RECON 10 REC | | | | | | | | | | heen va |
| SD/eSD SD Calibration Step SD Bus Wildh: 1 - 4-bit 1 - 4 | | | | | | | | | | |
| SD/eSD SD Calibration Step 00°-1 and signed at PoaEdge 01-Data aligned at PoaEdge 01-Data signed with XX Clock 1D Data sligned with XX Clock 1D Data w | RCON PINS | RCON16 | RCON15 | RCON14 | RCON13 | RCON12 | RCON11 | | | on certa |
| SD / SD | QSPI | Reserved | | | | | | 00:Data 01:Data | configur Please s | |
| MMC/eMMC MMC bus Width: 000 - 1-bit 001 - 4-bit 001 - 5bit 001 | SD/eSD | I | tep Width: 0 - 1-bit | | Transconductanc e | | | 0 - Disable DLL for SD/eMMC 1 - Enable DLL for | 0 - DLL Slave Mode for SD/eMMC | more int on valida |
| PORT Mappings PB0 PA15 PA14 PA13 PA12 PA11 PA9 PA8 PA8 PA7 RCON Pins RCON8 RCON7 RCON6 RCON5 RCON6 RCON5 RCON4 RCON3 RCON2 RCON1 RCON0 Override Pad Settings (using PAD_SETTINGS value) Override Pad Settings (using PAD_SETTINGS value) 1 0 SD VOLTAGE SELECTION 0 -3.3V 1-1.8V Doverride Pad Settings (using PAD_SETTINGS value) 1 1 1 SD VOLTAGE SELECTION 0 -3.3V 1-1.8V SD VOLTAGE SELECTION 0 -3.3V 1-1.8V PA15 PA16 PA9 PA8 PA7 RCON2 RCON1 RCON1 RCON0 OTFAD Key Blob CRC 0-Disable 0-Disable 1-Enable 0-Di | ммс/еммс | 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) | | XOSC[0] eMMC 4.4 - RESET TO PRE-IDLE STATE 1- Enable 0 - 47/ | | MC_22K_PUL LUP 0 - 47K pullup | 0 - Disable DLL for SD/eMMC 1 - Enable DLL for | 0 - DLL Slave Mode for SD/eMMC | settings | |
| RCON Pins RCON8 RCON7 RCON6 RCON5 RCON4 RCON3 RCON2 RCON1 RCON1 RCON0 RCON1 RCON0 RCON0 RCON0 RCON0 RCON0 RCON0 RCON0 RCON0 RCON1 RCON0 RCON0 RCON0 RCON0 RCON1 RCON0 RCON0 RCON0 RCON1 RCON0 RCON0 RCON0 OTFAD Key Blob CRC 0: Disable 1: Enable 0: Disable 0: Disable 1: Enable 0: Disable 0: Disa | Reserved | | | | | | | | | |
| Override Pad Settings (using PAD_SETTINGS value) Override Pad Settings (using PAD_SETTINGS valu | - 11 0 | | | | | | | | | |
| Override Pad Settings (using PAD_SETTINGS value) I Description of the pad Settings (using PAD_SETTINGS value) Override Pad Settings (using PAD_SETTINGS value) I Description of the pad Settings (using PAD_SETTINGS value) Override Pad Settings (using PAD_SETTINGS value) I Description of the pad Setting (using PAD_SETTINGS value) I Description of the pa | RCON Pins | RCON8 | RCON7 | RCON6 | RCON5 | RCON4 | RCON3 | RCON2 | RCON1 | RCON0 |
| Override Pad Settings (using PAD_SETTINGS value) 1 0 SELECTION 0 - 3.3V 1 - 1.8V SELECTION 0 - 3.3V 1 - 1.8V 1 1 SD VOLTAGE SELECTION 0 - Regular 1 - Fast Boot: 0 - Regular 1 - Fas | QSPI | (using PAD_SETTINGS | 0 | 0 | | Blob 0 - Disable | Scramble 0- Disable | 0- Disable | 00: QSPI Mc 01: RPC Mo | ode ode |
| Override Pad Settings (using PAD_SETTINGS value) 1 1 1 SSD VOLTAGE SELECTION 0 - Rast Boot: 0 - Regular 1 - Fast Boot: 1 - Fast Boot: 0 - High 1 - Normal 1 - Fast Boot: 0 - High 1 - Normal 1 - Boot Ack Disabled 1 - Boot Ack Disables 1 - Boot Ack Disabled 1 - Boot Ack Disabled 1 - Boot Ack Disables 1 - Boot Ack Disabled 1 - Boot Ack Disabled 1 - Boot Ack Disables 1 - Boot Ack Disabled 1 - Boot Ack Disabled 1 - Boot Ack Disables 1 - Boot | SD/eSD | (using PAD_SETTINGS | 1 | 0 | SELECTION 0 - 3.3V | 0 - Regular | 00 - 01 | Normal/SDR12 - High/SDR25 10 - SDR50 | '0' - No power cycle | Source Sel(for SDR50 and SDR104 only) '0' - through SD pad |
| Reserved 0 1 | ммс/еммс | (using PAD_SETTINGS | 1 | 1 | SELECTION 0 - 3.3V | 0 - Regular | Speed 0 - High | Acknowledge Disable: 0 - Boot Ack Enabled | '0' - No power cycle | Source Sel(for SDR50 and SDR104 only) '0' - through SD pad |
| | Reserved | | 0 | 1 | | | | | | |

See schematics for RCON to BOOTCFG switch mapping.

Note: The Linux BSP has only been validated on certain configurations. Please see the User Manual for more information on validated settings.





SECURE CONNECTIONS FOR A SMARTER WORLD