

## T2080QDS features

	Specification	Description
<b>Processor Support</b>	Core Processors	4x64-bit up to 1.8 GHz Power Architecture Book E-compliant cores
	HS Serial Port (SerDes) <sup>1</sup>	<ul style="list-style-type: none"> <li>• 16 lanes, up to 10.3125 GHz SerDes, divisible into combinations</li> <li>• Supports Aurora debug, PEX3.0, SATA2.0, SGMII, sRIO2.0, XFI, XAUI, and HiGig</li> </ul>
	DDR	<ul style="list-style-type: none"> <li>• Supports one DDR3/DDR4 32-/64-bit memory controller</li> <li>• T2080QDS supports 64-bit DDR3/DDR3L controller connected to single uDIMM socket</li> <li>• Default DIMM module - DDR3, 72-bit, ECC, 2 GB up to 2100MT/s, 1.5V</li> <li>• Optional DDR3L DIMM module could be &lt;= 8 GB, 72-bit, ECC up to 1866MT/s, 1.35V</li> </ul>
	EtherNet	<ul style="list-style-type: none"> <li>• Dual 10/100/1000 Mbit/s port uses onboard RTL8211EG-VB-CG PHY's in RGMII mode.</li> </ul>
	1588 PTP	<ul style="list-style-type: none"> <li>• Support through on-board header J28</li> </ul>
	Dual USB 2.0, Internal PHY	Two high speed onboard USB 2.0 connectors
	IFC	<ul style="list-style-type: none"> <li>• One in-socket 128 MB NOR flash 16-bit data bus</li> <li>• One 512 MB NAND flash with ECC support</li> <li>• IFC Test Port</li> <li>• PromJet debug Port</li> </ul>
	eSDHC	PEX x1 Right Angle connector (J4) is used for the following add-in card types: <ul style="list-style-type: none"> <li>• 1-/4-/8-bit MMC Legacy CARD</li> <li>• 1-/4-/8-bit MMC Card</li> <li>• 4-bit eMMC Card Rev 4.4</li> <li>• 8-bit eMMC Card Rev 4.5</li> <li>• SD Card Rev 2.0 and Rev 3.0</li> </ul>
	SPI	<ul style="list-style-type: none"> <li>• 16 MB high-speed flash Memory for boot code and storage (up to 108MHz)</li> <li>• 8 MB high-speed flash Memory (up to 104 MHz)</li> <li>• 512 MB low-speed flash Memory (up to 40 MHz)</li> <li>• All memory operate at 1.8V</li> </ul>
	Multimaster Serial Computer Bus, I <sup>2</sup> C,	Four controllers
	DUART (2/channel)	Two 4-pin or four 2-pin serial ports at up to 115.2 Kbit/s
	SATA (2 channels)	Two SATA onboard connectors
	Debug Features	<ul style="list-style-type: none"> <li>• Legacy, COP/JTAG, and Aurora support</li> <li>• Event and EVT support</li> </ul>
	Package	<ul style="list-style-type: none"> <li>• 896-pin, Flip-Chip PBGA of 25x25mm pitch 0.8mm</li> <li>• Supports attached socket and solder</li> </ul>

## T2080QDS features

	Specification	Description
<b>System Logic</b>	ProASIC3E FPGA	<ul style="list-style-type: none"> <li>• Manages the following: <ul style="list-style-type: none"> <li>– system reset sequencing</li> <li>– system and SerDes clock speed selections</li> <li>– boot and RCW source selection</li> </ul> </li> <li>• Implements registers for system control and monitoring</li> <li>• Internal Cortex-M1 Soft Processor allows independent Vcore/temperature monitoring and reconfiguration</li> <li>• Supports legacy TMT test features</li> <li>• (PORT, IRS, SYSCLK synchronous assertion)</li> <li>• General fault monitoring and logging</li> <li>• Runs from ATX-PS Hot power rails, allowing operation while system is off</li> </ul>
<b>Clocks</b>	SYSCLK	<ul style="list-style-type: none"> <li>• Switch selectable to one of 16 common settings in the range of (64-166) MHz</li> <li>• Software programmable in 1MHz increments from (1-200) MHz</li> </ul>
	SerDes	<ul style="list-style-type: none"> <li>• Supports four domains</li> <li>• 100 (Spread Spectrum optionally), 125, and 156.25 MHz configurations support PEX, SATA, SGMII, sRIO, XFI, XAUI, HiGig and Aurora debug</li> </ul>
	EtherNet	<ul style="list-style-type: none"> <li>• Supports 125 MHz ethernet clocks for T2080, on-board RGMII PHY and 1588 test connector</li> </ul>
	USB	<ul style="list-style-type: none"> <li>• Supports 24MHz T2080 USB clock input</li> </ul>
<b>Power Supplies</b>	<p>One dedicated programmable regulator supply T2080 core domain and DDR power pools.</p> <p>Set of independent DC/DC and LDO power supplies</p>	<ul style="list-style-type: none"> <li>• PMBus control</li> <li>• Power: <ul style="list-style-type: none"> <li>– 1.0V for USB Core</li> <li>– 1.89V for T2080 PROG_SFP and PROG_MTR (POVDD)</li> <li>– 1.5V for FPGA Core</li> <li>– 1.35/1.5V XVDD</li> <li>– 1.0V SVDD</li> <li>– 1.8V for T2080 Gen.I/O, SerDes MUX (OVDD) and USB OVDD</li> <li>– 2.5V for Ethernet PHY IO (LVDD)</li> <li>– 1.8/2.5/3.3V UART/I2C (DVDD)</li> <li>– 3.3V switchable regulator for FPGA</li> <li>– 3.3V for USB HVDD</li> <li>– VTT/VREF for DDR3</li> <li>– 1.8/2.5V for eSPI, eSDHC (CVDD)</li> <li>– 1.0V for Secure monitor (VDD_LP)</li> </ul> </li> </ul>

T2080QDS block diagram

