


PROPRIETARY NOTICE
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF ALTEGRA CORP. NEITHER THE DOCUMENT NOR SAID PROPRIETARY INFORMATION SHALL BE REPRODUCED, REPRODUCED, COPIED, DISCLOSED OR USED FOR ANY PURPOSE OTHER THAN CONSIDERATION OF THIS DOCUMENT WITHOUT THE EXPRESS WRITTEN PERMISSION OF A DULY AUTHORIZED REPRESENTATIVE OF ALTEGRA CORPORATION.

| REVISIONS | | | |
|-----------|-------------|------|----------|
| REV | DESCRIPTION | DATE | APPROVED |
| | | | |


NOTES UNLESS OTHERWISE SPECIFIED:

2. THIS DRAWING IS VIEWED FROM THE PRIMARY OR TOP SIDE OF THE PCB.
3. FABRICATION OF THIS PCB SHALL BE IN CONFORMANCE WITH THE FOLLOWING SPECIFICATIONS: IPC-6011 CLASS 2 (GENERIC).
4. ALL MATERIALS USED MUST BE RoHS COMPLIANT.
5. FABRICATION OF THIS PCB TO BE ACCEPTABLE TO IPC-A-600 CLASS 2 (LATEST REVISION).
6. ALL DIMENSIONAL LIMITS APPLY AFTER PLATING OR PROCESSING.
7. TOLERANCES OF DATUM HOLE TO: BOARD EDGE LOCATIONS +/- 0.010, DRILLED HOLE LOCATIONS +/- 0.003, V-SCORE LOCATIONS +/- 0.010
8. BASE MATERIAL: FR4 GLASS EPOXY (FR408-HR), MIN. Tg OF 170 DEGREES C.
9. FLAME CLASS: UL 94V-0 & MUST MEET REQUIREMENTS OF UL796.
10. MANUFACTURER MUST BE UL RECOGNIZED TO PRODUCE THIS PRODUCT SUCH THAT IT MEETS 130 DEGREES CELSIUS MAXIMUM OPERATING TEMPERATURE (MOT).
11. THE FOLLOWING MUST BE MARKED OR ETCHED ON SECONDARY SIDE OF PCB IN AREA SHOWN:
 - a) DATE CODE
 - b) UL RECOGNIZED VENDOR ID, UL TYPE DESIGNATION AND/OR MARKINGS WHICH REFLECT THE SPECIFIED FLAME CLASS AND MAXIMUM OPERATING TEMPERATURE RATINGS.
12. PCB VENDOR TO ENSURE ALL UNCONNECTED (NON-FUNCTIONAL) INTERNAL SIGNAL LAYER PADS AND VIAS ARE REMOVED.
13. HOLE/SLOT PLATING - 0.001 MIN. AVERAGE / 0.0008 ABSOLUTE MIN. PLATING. HOLE/SLOT DIAMETERS ARE SPECIFIED AFTER PLATING (SEE HOLE SCHEDULE).
14. A. THESE HOLES MAY BE PLATED SHUT OR SOLDER FILLED.
15. AFTER REVIEWING FABRICATION DATA, PCB VENDOR MUST DISCUSS WHETHER COPPER THIEVING IS NECESSARY WITH THE RESPONSIBLE ALTERA PCB CONTACT. WHEN DETERMINED NECESSARY, A SPACING OF 100 MILS FROM ANY OTHER COPPER FEATURE ON THE BOARD MUST BE MAINTAINED.
16. SMEAR REMOVAL SHALL NOT ETCHBACK GREATER THAN 0.001.
17. FINISHED CONDUCTOR WIDTH NOT TO BE REDUCED MORE THAN 20% OF MINIMUM WIDTH FROM ARTWORK SUPPLIED. FINISHED CONDUCTOR SPACING NOT TO BE REDUCED MORE THAN 20% OF MINIMUM SPACING FROM ARTWORK SUPPLIED.
18. TEAR DROPPING OF TRACE TO PAD JUNCTION IS PERMITTED PROVIDED MINIMUM METAL-TO-METAL ARTWORK SPACINGS ARE NOT COMPROMISED.
19. CONTACT FINGERS SHALL BE GOLD PLATED 30 MICRO INCHES OVER 200 MICRO INCHES NICKEL. EDGES AT CONTACT FINGERS ARE TO BE BEVELED BOTH SIDES 20° X .071.
20. SOLDER MASK IS LIQUID PHOTO IMAGEABLE AND IN ACCORDANCE WITH IPC-SM-840C CLASS T. FINISH MUST BE GREEN AND GLOSSY. REGISTRATION TO BE WITHIN +/- 0.003 OF ITS RESPECTIVE OUTER CIRCUIT LAYERS. VENDOR MAY ADJUST SOLDERMASK WHEREVER SOLDERMASK PADS ARE THE SAME SIZE (1:1) TO PROVIDE UP TO .003 MAXIMUM CLEARANCE FROM MASK TO PAD PROVIDED NO ADJACENT COPPER IS EXPOSED AND NO CONFLICT IS PRODUCED WITH ANY STATED 'VIA TENTING/PLUGGING' REQUIREMENTS.
21. PCB VENDOR TO ENSURE ALL VIAS ARE COMPLETELY FREE OF SOLDERMASK ON BOTTOM SIDE OF PCB.
22. PCB FINISH BOTH SIDES TO BE ELECTROLESS NICKEL (Ni) FOLLOWED BY IMMERSION GOLD (Au)(ENIG) ACCEPTABLE TO IPC-4552.
23. REMOVE ALL SHARP EDGES AND BURRS 0.003" MAXIMUM.
24. SILKSCREEN USING WHITE NONCONDUCTIVE INK. NO INK TO APPEAR ON EXPOSED COPPER SUCH AS PLATED THROUGH HOLE PADS AND SURFACE MOUNT LANDS. INK ON SOLDER MASK COVERED PADS IS PERMISSIBLE. CLIPPING OF SILKSCREEN 0.008 MAX. FROM PADS IS PERMITTED.
25. BOW & TWIST SHALL BE DETERMINED BY PHYSICAL MEASUREMENT AND PERCENTAGE CALCULATION IN ACCORDANCE WITH IPC-TM-650, METHOD 2.4.22. BOW AND TWIST MAY NOT EXCEED 0.7%
26. 100% CONTINUITY AND ISOLATION ELECTRICAL TESTING PER CURRENT IPC TEST METHODS REQUIRED FOR EVERY PCB. FINAL PCB TEST DATA MUST BE CROSS-REFERENCED TO IPC-D-358 FILE, NEUTRAL FILE OR NETLIST PROVIDED.
27. CONTROLLED IMPEDANCE TRACES ARE AS FOLLOWS. DESIGNATED WIDTHS ARE DEFINED FOR ALL LAYERS, BUT MAY NOT ACTUALLY EXIST ON STATED LAYERS.
 - a) TOLERANCE ON ALL LINES, UNLESS OTHERWISE SPECIFIED +/- 10%
 - b) SINGLE ENDED TRACES (.00925) -LAYERS 1 & 12 TO BE 50 OHMS.
 - c) SINGLE ENDED TRACES (.0045) -LAYERS 4 & 9 TO BE 50 OHMS.
 - d) SINGLE ENDED TRACES (.00425) -LAYERS 6 & 7 TO BE 50 OHMS.
 - e) SINGLE ENDED TRACES (.0035) -LYRS 1 & 12 TO BE 75 OHMS.
 - f) EDGE COUPLED TRACES (.0070 +/- .011 CENTERS), LYR 1 & 12 TO BE 85 OHMS.
 - g) EDGE COUPLED TRACES (.00425 - .0083 CENTERS) -LYRS 1 & 12 TO BE 100 OHMS.
 - h) EDGE COUPLED TRACES (.00375 - .0085 CENTERS), LYRS 4 & 9 TO BE 100 OHMS.
 - i) EDGE COUPLED TRACES (.00375 - .010 CENTERS), LYRS 6 & 7 TO BE 100 OHMS.
28. PCB VENDOR TO PROVIDE ONE TEST COUPON AND ONE CROSS SECTION PER LOT WITH SHIPMENT.
29. PCB VENDOR TO PROVIDE 2 SOLDER SAMPLES WITH FIRST SHIPMENT.
30. DETAILS NOT SPECIFIED ARE AT MANUFACTURER'S OPTION, HOWEVER FINAL APPROVAL MUST BE OBTAINED.
31. NO VENDOR ADDED SILKSCREEN OR INK STAMPS MAY BE ADDED IN CROSSHATCHED AREAS TOP OR BOTTOM SIDE.


| DRILL CHART: TOP TO BOTTOM | | | |
|----------------------------|------------|------------|------|
| ALL UNITS ARE IN MILS | | | |
| FIGURE | SIZE | PLATED | QTY |
| - | 8.0 | PLATED | 108 |
| + | 10.0 | PLATED | 3771 |
| D | 28.0 | PLATED | 2 |
| E | 32.0 | PLATED | 12 |
| F | 35.0 | PLATED | 10 |
| G | 36.0 | PLATED | 4 |
| G | 39.0 | PLATED | 16 |
| o | 40.0 | PLATED | 2 |
| * | 40.0 | PLATED | 14 |
| * | 43.0 | PLATED | 10 |
| H | 50.0 | PLATED | 2 |
| I | 52.0 | PLATED | 8 |
| J | 64.17 | PLATED | 2 |
| o | 72.0 | PLATED | 28 |
| + | 94.0 | PLATED | 2 |
| J | 125.0 | PLATED | 2 |
| N | 125.0 | PLATED | 6 |
| O | 128.0 | PLATED | 2 |
| o | 40.0 | NON-PLATED | 2 |
| o | 138.0 | NON-PLATED | 2 |
| o | 83.0x35.0 | PLATED | 2 |
| o | 106.0x35.0 | PLATED | 2 |
| o | 120.0x30.0 | PLATED | 1 |
| o | 120.0x30.0 | PLATED | 1 |
| o | 140.0x40.0 | PLATED | 1 |



DETAIL A
SCALE: NONE
(CROSS SECTION)



PRIMARY SIDE SHOWN



| | | | | | | | |
|--|-------------|--------------|-------------|-----------------|---|--------------------------|-----------------|
| MATL | 8 | DWG | FAST LOGICS | 11/05/12 | (S) 2010 Altera Corporation 10101 N. Moore Blvd. San Jose, CA 95128 | TITLE | PCB FABRICATION |
| SPEC | 3 | CHGR | | | | ARRIA V GX STARTER BOARD | |
| DASH | XX-XXX-XXXX | DSGN ENGR | WL HO | RELEASE | SIZE | CAGE CODE | DWG NO. |
| APPLICATION | USED ON | | | | D | N/A | 140-0320806-C1 |
| THIRD ANGLE PROJECTION | | | | | SCALE: | 1/1 | SHEET 1 OF 1 |
| UNLESS OTHERWISE SPECIFIED, DIMENSIONS ARE IN INCHES IN ACCORDANCE WITH ANSI Y14.5, DRILL TOLERANCES ARE PER 10387 | | TOLERANCES: | | DEC .XX ± .01 | | REV C | |
| | | | | DEC .XXX ± .009 | | | |
| | | | | FRACTIONS ± .01 | | | |
| | | | | ANGLES ± .1° | | | |
| | | CONTRACT NO. | | XXXXXXX | | | |