

T104XRDB


Page	Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T104X DDR4 MEMORY INTERFACE
4	T104X IFC INTERFACE
5	T104X NOR and NAND FLASH INTERFACE
6	T104X SPI FLASH and SDHC INTERFACE
7	T104X SYSTEM LOGIC INTERFACE
8	T104X ETHERNET and SERDES INTERFACE
9	SERDES and MDIO MUX/DEMUX SWITCHs
10	T104X USB INTERFACE
11	T104X QE-TDM/DIU MUX/DEMUX
12	T104X POWER SUPPLY
13	T104X PLL FILTERs and GROUND
14	T104X DUART and I2C DEVICE INTERFACE
15	TDM RISER INTERFACE
16	HDMI DISPLAY INTERFACE
17	LVDS PANEL INTERFACE
18	PROFIBUS INTERFACE
19	RGMII ETHERNET PORT 1
20	RGMII ETHERNET PORT 2
21	SGMII ETHERNET PORT
22	SGMII ETHERNET PORT 1
23	SGMII ETHERNET PORT 2
24	QSGMII PHY 1
25	QSGMII PHY 2
26	QSGMII ETHERNET PORTs
27	PCIe X1 SLOT, MINI PCIe and SATA CONNECTORs
28	AURORA PORT
29	CPLD
30	SYSTEM CLOCK GENERATORs
31	SYSTEM CLOCK GENERATORs (cont.)
32	T104X CORE POWER CONVERTOR
33	SYSTEM POWER CONVERTORs
34	SYSTEM POWER CONVERTORs (cont.)
35	SYSTEM POWER SWITCHs
36	SYSTEM POWER INPUT
37	MECHANICALs
38	CHANGE LIST

Version Control		
Version	Date	Modifications
V0.1	2014/10	First release of Schematics
V1.0	2014/12	Released to Manufacturing

All information is subject to change without notice. No warranty, expressed or applied, is made as to the accuracy of the information contained herein. This schematic is provided for reference purposes only. Contact your Freescale representative to obtain the latest information on this product.


Title T104XRDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev A
Date:	Monday, December 22, 2014	Sheet 1 of	38

SYSTEM BLOCK DIAGRAM




Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date: Monday, December 22, 2014		Sheet 2 of 38	

T104X DDR4 MEMORY INTERFACE



Title T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 3 of 38	



T104X IFC INTERFACE



T104X RESET CONFIGURATION

```

cfg_rcw_src[0:8]
0_0010_0111: NOR FLASH BOOT
0_0100_0000: SD CARD BOOT
0_0100_0101: SPI BOOT
1_0001_1001: NAND FLASH BOOT
    
```




CS0: NOR or NAND
 CS1: NAND or NOR
 CS2: CPLD

IFC_CS0_N 29
 IFC_CS1_N 29
 IFC_CS2_N 29
 IFC_WE_N 5,29
 IFC_CLE 5,29
 IFC_OE_N 5,29
 IFC_RB0_N 29
 IFC_RB1_N 29
 IFC_WP_N 5,29
 IFC_AVN 5
 IFC_TE
 IFC_CLK 29
 IFC_NDWE_N 5


Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 4 of	38

T104X NOR and NAND FLASH INTERFACE



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 5 of	38


T104X SPI FLASH and SDHC INTERFACE



CO-LAYOUT


Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 6 of	38

T104X SYSTEM LOGIC INTERFACE




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 7	of 38

T104X ETHERNET and SERDES INTERFACE




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 8 of	38

SERDES and MDIO MUX/DEMUX SWITCHES





Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 9 of	38

T104X USB INTERFACE




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 10 of 38	

T104X QE-TDM/DIU MUX/DEMUX



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 11 of 38	

T104X POWER SUPPLY








USB_SVDD supply must ramp before or after the USB_HVDD and USB_OVDD supplies have ramped.

Though hole test points, route as differential signals


Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 12 of 38	

T104X PLL FILTERS and GROUND




Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, December 22, 2014	Sheet	13 of 38


T104X DUART and I2C DEVICE INTERFACE





RTC



I2C EEPROM



I2C THERMAL MONITOR




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 14 of	38

TDM RISER INTERFACE



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 15 of	38


HDMI DISPLAY INTERFACE



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 16 of	38


LVDS PANEL INTERFACE

I2C ADDR = 0x38





Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 17	of 38

PROFIBUS INTERFACE





Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date: Monday, December 22, 2014		Sheet 18 of 38	

RGMII ETHERNET PORT 1




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 19	of 38

RGMII ETHERNET PORT 2




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 20	of 38

SGMII ETHERNET PORT




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date: Monday, December 22, 2014	Sheet 21	of	38

SGMII ETHERNET PORT 1




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 22	of 38

SGMII ETHERNET PORT 2




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 23 of	38

QSGMII PHY 1












Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, December 22, 2014	Sheet 24 of	38

QSGMII PHY 2








Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, December 22, 2014	Sheet	25 of 38

QSGMII ETHERNET PORTs




Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, December 22, 2014	Sheet 26	of 38

PCIe X1 SLOT, MINI PCIe and SATA CONNECTORS



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 27	of 38

AURORA PORT









Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date: Monday, December 22, 2014	Sheet 28 of 38		

CPLD



3.3V BANK1 IO

1.8V BANK2 IO




Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, December 22, 2014	Sheet 29 of	38

SYSTEM CLOCK GENERATORS



Title			
T104XRDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date: Monday, December 22, 2014		Sheet 30 of 38	


SYSTEM CLOCK GENERATORS (cont.)



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 31 of	38






T104X CORE POWER CONVERTOR

Caution: separate analog and power ground and make connection at GND plane




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 32 of	38

SYSTEM POWER CONVERTORS (cont.)




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 34 of	38

SYSTEM POWER SWITCHs



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 35 of 38	

SYSTEM POWER INPUT




Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 36	of 38

MECHANICALS


Fiducial Marks



Mouting Holes



Layer Detail



Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 37 of	38

CHANGE LIST

2014/10/28

1. Change SD_REFCLK2 to 125MHz for 2.5G SGMII
2. Add RGMII_RXCLK 500ps PCB delay line for new T1040 chip requirement
3. Add MDIO mux/demux and voltage level translator

2014/11/12

1. Delete AQR105 and change to RTL8211DN
2. Change profibus DB9 to 1X5 header
3. Remove miniPCle mounting stubs

2014/12/23

1. Add 2 mounting holes for miniPCle connectors

Title			
T104XRDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, December 22, 2014	Sheet 38 of	38