# QorlQ T1024 Family Design Checklist

# 1 About this document

This document provides recommendations for new designs based on the T1024, which is an advanced, multicore processor that combines two e5500 processor cores built on Power Architecture®, with high-performance datapath acceleration logic and network and peripheral bus interfaces required for networking, telecom/datacom, wireless infrastructure, and mil/aerospace applications.

This document can also be used to debug newly-designed systems by highlighting those aspects of a design that merit special attention during initial system start-up.

#### NOTE

This document is also applicable to the T1023. For a list of functionality differences, see T1023 design recommendations.

# 2 Before you begin

Ensure you are familiar with the following NXP collateral before proceeding:

- *QorIQ T1024, T1014 Data Sheet* (T1024)
- QorIQ T1023, T1013 Data Sheet (T1023)

#### Contents

1	About this document	1
2	Before you begin	1
3	Simplifying the first phase of design	2
4	Power design recommendations	4
5	Interface recommendations	17
6	Thermal recommendations	58
7	T1023 design recommendations	60
8	Revision history	



- *QorIQ T1024 Reference Manual* (T1024RM)
- T1024 Chip Errata (T1024CE)

# 3 Simplifying the first phase of design

Before designing a system with the chip, it is recommended that the designer be familiar with the available documentation, software, models, and tools.

This figure shows the major functional units within the T1024.



Figure 1. T1024 block diagram

# 3.1 Recommended resources

This table lists helpful tools, training resources, and documentation, some of which may be available only under a nondisclosure agreement (NDA). Contact your local field applications engineer or sales representative to obtain a copy.

### Table 1. Helpful tools and references

ID	Name	Location
	Related collateral	
T1024CE	<ul><li>T1024 Chip Errata</li><li>NOTE: This document describes the latest fixes and workarounds for the chip. It is strongly recommended that this document be thoroughly researched prior to starting a design with the chip.</li></ul>	Contact your NXP representative

Table continues on the next page ...

ID	Name	Location
T1024	QorlQ T1024, T1014 Data Sheet	Contact your NXP representative
T1023	QorlQ T1023, T1013 Data Sheet	Contact your NXP representative
T1FAMILYFS	T1024 Fact Sheet	Contact your NXP representative
T1024RM	QorlQ T1024 Reference Manual	Contact your NXP representative
QEIWRM	QUICC Engine Block Reference Manual with Protocol Interworking	Contact your NXP representative
e5500RM	e5500 Core Reference Manual	Contact your NXP representative
AN4039	PowerQUICC DDR3 SDRAM Controller Register Setting Considerations	www.nxp.com
AN3939	DDR Interleaving for PowerQUICC and QorIQ Processors	www.nxp.com
AN3940	Hardware and Layout Design Considerations for DDR3 SDRAM Memory Interfaces	www.nxp.com
AN5097	Hardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces	www.nxp.com
AN2919	Determining the I2C Frequency Divider Ratio for SCL	www.nxp.com
AN4311	SerDes Reference Clock Interfacing and HSSI Measurements Recommendations	www.nxp.com
AN2747	Power Supply Design for Power Architecture™ Processors	www.nxp.com
AN4375	QorIQ eSPI Controller Register Setting Considerations and Programming Examples	www.nxp.com
AN4829	Common Board Design between T1024 and T1022 Processor	Contact your NXP representative
T1024RDB	Reference design board, including schematics, bill of materials, and board errata list.	Contact your NXP representative
	Models	
IBIS	To ensure first path success, NXP strongly recommends using the IBIS models for board level simulations, especially for SerDes and DDR characteristics.	Contact your NXP representative
BSDL	Use the BSDL files in board verification.	Contact your NXP representative
Flotherm	Use the Flotherm model for thermal simulation. Especially without forced cooling or constant airflow, a thermal simulation should not be skipped.	Contact your NXP representative
	Available training	
—	Our third-party partners are part of an extensive alliance network. More information can be found at www.nxp.com/alliances.	www.nxp.com/alliances
	Training materials from past Smart Network Developer's Forums and NXP Technology Forums (FTF) are also available at our website. These training modules are a valuable resource for understanding the chip.	www.nxp.com/alliances

### Table 1. Helpful tools and references (continued)

Power design recommendations

# 3.2 Product revisions

This table lists the processor version register (PVR) and system version register (SVR) values for the various chip silicon derivatives.

Part	Revision	e5500 Core Revision	Processor Version Register Value	System Version Register Value	Note
T1024E	1.0	2.0	0x8024_1021	0x8548_0010	With Security
T1024	1.0	2.0	0x8024_1021	0x8540_0010	Without Security
T1014E	1.0	2.0	0x8024_1021	0x854C_0010	With Security
T1014	1.0	2.0	0x8024_1021	0x8544_0010	Without Security
T1023E	1.0	2.0	0x8024_1021	0x8549_0010	With Security
T1023	1.0	2.0	0x8024_1021	0x8541_0010	Without Security
T1013E	1.0	2.0	0x8024_1021	0x854D_0010	With Security
T1013	1.0	2.0	0x8024_1021	0x8545_0010	Without Security

Table 2. Revision Level to Part Marking Cross-Reference

# 4 Power design recommendations

# 4.1 Power pin recommendations

The T1024 has several power supplies and ground signals. When implementing deep sleep mode, the switchable supplies and the Always ON supplies need to be separated.

Signal name	Power Domain in Deep Sleep	Used	Not used	Completed
AV <sub>DD</sub> _CGA1	Switchable	Power supply for cluster group A PLL 1 supply (1.8 V through a filter)	Must remain powered	
AV <sub>DD</sub> _D1	Switchable	Power supply for DDR PLL (1.8 V through a filter)	Must remain powered	
AV <sub>DD</sub> _PLAT	Always ON	Power supply for Platform PLL (1.8 V through a filter)	Must remain powered	
AV <sub>DD</sub> _SD1_PLL1	Switchable	Power supply for SerDes1 PLL 1 (SerDes, filtered from X1V <sub>DD</sub> )	Must remain powered (no need to filter from X1V <sub>DD</sub> )	
AV <sub>DD</sub> _SD1_PLL2	Switchable	Power supply for SerDes1 PLL 2 (SerDes, filtered from X1V <sub>DD</sub> )	Must remain powered (no need to filter from X1V <sub>DD</sub> )	
V <sub>DD</sub>	Switchable	Core and platform supply voltage		

 Table 3. Power and ground pin connection checklist

	Table 3.	Power and	ground	pin connection	checklist	(continued)	
--	----------	-----------	--------	----------------	-----------	-------------	--

Signal name	Power	Used	Not used	Completed
	Domain in Deep Sleep			
V <sub>DDC</sub>	Always ON	Core and platform supply voltage		
S1V <sub>DD</sub>	Switchable	Core power supply for the SerDes logic and receivers (1.0 V)	Must remain powered	
DV <sub>DD</sub>	Switchable	Power supply for the DUART, I <sup>2</sup> C, MPIC, QE-TDM, DIU (3.3 V/2.5 V/1.8 V)	Must remain powered	
CV <sub>DD</sub>	Switchable	Power supply for the eSPI, SDHC_WP, SDHC_CD, SDHC_DAT[4:7] (3.3 V/1.8 V)	Must remain powered	
EV <sub>DD</sub>	Switchable	Power supply for eSDHC, DMA (3.3 V/1.8 V)	Must remain powered	
G1V <sub>DD</sub>	Switchable	Power supply for the DDR3L/4 (1.35 V/1.2 V)	Must remain powered	
LV <sub>DD</sub>	Switchable	Power supply for the Ethernet 2 I/O, 1588, GPIO (2.5 V/1.8 V)	Must remain powered	
L1V <sub>DD</sub>	Always ON	Power supply for the Ethernet 1 I/O, Ethernet management interface 1 (EMI1), GPIO (2.5 V/1.8 V)	Must remain powered	
OV <sub>DD</sub>	Switchable	Power supply for MPIC, GPIO, IFC, Trust, DDRCLK supply, RTC and JTAG I/O voltage (1.8 V)	Must remain powered	
O1V <sub>DD</sub>	Always ON	Power supply for MPIC, GPIO, system control, debug, SYSCLK supply (1.8 V)	Must remain powered	
X1VDD	Switchable	Pad power supply for the SerDes transmitter (1.35 V)	Must remain powered	
PROG_SFP	Always ON	Should only be supplied 1.8 V during secure boot programming. For normal operation, this pin needs to be tied to GND.		
TH_V <sub>DD</sub>	Switchable	Thermal monitor unit supply (1.8 V)	Must remain powered	
USB_HV <sub>DD</sub> Optionally USB Switchable or Always ON		USB PHY transceiver supply (3.3 V)	Must remain powered	
USB_OV <sub>DD</sub>	Optionally switchable or Always ON	USB PHY transceiver supply (1.8 V)	Must remain powered	
USB_SV <sub>DD</sub>	Optionally switchable or Always ON	USB PHY analog supply voltage (1.0 V)	Must remain powered	
SENSEVDD	Switchable	V <sub>DD</sub> sense pin	No connect	
SENSEVDDC	Always ON	V <sub>DDC</sub> sense pin	No connect	
SD_GND		SerDes core logic GND	Tie to GND	
GND		Ground	Tie to GND	
AGND_SD1_PLL1	_	SerDes 1 PLL 1 GND	Tie to GND	
AGND_SD1_PLL2	—	SerDes 1 PLL 2 GND	Tie to GND	
SENSEGND	—	GND sense pin	No connect	
SENSEGNDC	_	GND sense pin	No connect	
USB_AGND	—	USB PHY transceiver GND	Tie to GND	

Signal name	Power Domain in Deep Sleep	Used	Not used	Completed
TVDD	Switchable	Power Supply for Ethernet management interface 2 (1.2 V)	Must remain powered to 1.2 V (TV <sub>DD</sub> ) or 1.8 V (OV <sub>DD</sub> )	

### Table 3. Power and ground pin connection checklist (continued)

#### NOTE

- 1. All the power pins need to be tied to their corresponding voltages irrespective of whether the corresponding interfaces are used.
- 2.  $L1V_{DD}$  and  $LV_{DD}$  should be configured at same voltage.
- 3. Power sequencing should be followed as per the chip data sheet.
- 4. All switchable supplies should be switched OFF in deep sleep mode, else it may cause irreversible damage to the device.

# 4.2 **Power system-level recommendations**

### Table 4. Power design system-level checklist

Item	Completed
General	
Ensure that the ramp rate for all voltage supplies (including $DV_{DD}$ , $CV_{DD}$ , $EV_{DD}$ , $OV_{DD}$ , $O1V_{DD}$ , $G1V_{DD}$ , $LV_{DD}$ , $L1V_{DD}$ , $S1V_{DD}$ , and $X1V_{DD}$ , all core and platform VDD supplies, $D1_MVREF$ and all $AV_{DD}$ supplies) is less than 25 V/mS. Ramp rate is specified as a linear ramp from 10% to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical, because this range might falsely trigger the ESD circuitry. Required ramp rate for PROG_SFP should be less than 25 V/mS.	
Ensure that all other power supplies have a voltage tolerance no greater than 5% from the nominal value. <sup>1</sup>	
Ensure the power supply is selected based on MAXIMUM power dissipation. <sup>1</sup>	
Ensure the thermal design is based on THERMAL power dissipation. <sup>1</sup>	
Ensure the power-up sequence is within 75 ms. <sup>1</sup>	
Use large power planes to the extent possible.	
Ensure the PLL filter circuit is applied to AV <sub>DD</sub> _PLAT, AV <sub>DD</sub> _CGA <i>n</i> , and AV <sub>DD</sub> _D1.	
If SerDes is enabled, ensure the PLL filter circuit is applied to the respective $AV_{DD}$ _SD1_PLL <i>n</i> pins. Otherwise, a filter is not required. Even if an entire SerDes module is not used, the power is still needed to the $AV_{DD}$ pins. However, instead of using a filter, it needs to be connected to the $X1V_{DD}$ rail through a 0 $\Omega$ resistor.	
Ensure the PLL filter circuits are placed as close to the respective AVDD_SD1_PLL <i>n</i> pins as possible.	
Power supply decoupling	
Provide sufficiently sized power planes for the respective power rail. Use separate planes if possible; split (shared) planes if necessary. If split planes are used, ensure that signals on adjacent layers do not cross splits. Avoid splitting ground planes at all costs.	
Place at least one decoupling capacitor at each $V_{DD}$ , $V_{DDC}$ , $DV_{DD}$ , $CV_{DD}$ , $EV_{DD}$ , $OV_{DD}$ , $O1V_{DD}$ , $G1V_{DD}$ , $LV_{DD}$ , $L1V_{DD}$ , $S1V_{DD}$ , and $X1V_{DD}$ pin of this chip.	

### Table 4. Power design system-level checklist (continued)

Item	Completed
It is recommended that the decoupling capacitors receive their power from separate $V_{DD}$ , $V_{DDC}$ , $DV_{DD}$ , $CV_{DD}$ , $EV_{DD}$ , $OV_{DD}$ , $O1V_{DD}$ , $G1V_{DD}$ , $LV_{DD}$ , $L1V_{DD}$ , $S1V_{DD}$ , $X1V_{DD}$ , and GND vias in the PCB, utilizing short traces to minimize inductance.	
Capacitors may be placed directly under the chip using a standard escape pattern, and others may surround the part.	
Ensure the board has at least one 0.1 $\mu$ F surface-mount technology (SMT) ceramic chip capacitor as close as possible to each supply ball of the chip (V <sub>DD</sub> , V <sub>DDC</sub> , DV <sub>DD</sub> , CV <sub>DD</sub> , EV <sub>DD</sub> OV <sub>DD</sub> , O1V <sub>DD</sub> , G1V <sub>DD</sub> , LV <sub>DD</sub> , L1V <sub>DD</sub> , S1V <sub>DD</sub> , and X1V <sub>DD</sub> ).	
Only use ceramic SMT capacitors to minimize lead inductance, preferably 0402 or 0603.	
Distribute several bulk storage capacitors around the PCB, feeding the $V_{DD}$ and other planes (for example, $DV_{DD}$ , $OV_{DD}$ , $G1V_{DD}$ , $LV_{DD}$ , $SnV_{DD}$ , and $XnV_{DD}$ planes) to enable quick recharging of the smaller chip capacitors.	
Ensure the bulk capacitors have a low equivalent series-resistance (ESR) rating to ensure the quick response time necessary.	
Ensure the bulk capacitors are connected to the power and ground planes through two vias to minimize inductance.	
Ensure you work directly with your power regulator vendor for best values and types of bulk capacitors. The capacitors need to be selected to work well with the power supply to be able to handle the chip's power requirements. <sup>2</sup> Most regulators perform best with a mix of ceramic and very low ESR tantalum type capacitors.	
As a guideline for customers and their power regulator vendors, NXP recommends that these bulk capacitors be chosen to maintain the positive transient power surges to less than $1.0 \text{ V} + 50 \text{ mV}$ (negative transient undershoot should comply with specification of $1.0 \text{ V} - 30 \text{ mV}$ ) for current steps of up to 10 A with a slew rate of 12 A/us.	
SerDes power supply decoupling	
Use only SMT capacitors to minimize inductance.	
Connections from all capacitors to power and ground must be done with multiple vias to further reduce inductance.	
Ensure the board has at least one 0.1 $\mu$ F SMT ceramic chip-capacitor as close as possible to each supply ball of the chip (S1V <sub>DD</sub> and X1V <sub>DD</sub> ).	
Where the board has blind vias, ensure these capacitors are placed directly below the chip supply and ground connections.	
Where the board does not have blind vias, ensure these capacitors are placed in a ring around the chip as close to the supply and ground connections as possible.	
For all SerDes supplies: Ensure there is a 1 $\mu$ F ceramic chip capacitor on each side of the chip.	
For all SerDes supplies: Ensure there is a 10 $\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a 100 $\mu$ F, low ESR SMT tantalum chip capacitor between the device and any SerDes voltage regulator.	
PLL power supply filtering <sup>3</sup>	
Provide independent filter circuits per PLL power supply, as illustrated in the following figure.	
Where:	
• R = 5 $\Omega$ ± 5% • C1 = 10 µF ± 10%, 0603, X5R, with ESL ≤ 0.5 nH	
<ul> <li>C2 = 1.0 µF ± 10%, 0402, X5R, with ESL ≤ 0.5 nH</li> <li>Low-ESL surface-mount capacitors</li> </ul>	
Table continues on the next page	



Item	Completed
<b>NOTE:</b> A higher capacitance value for C2 may be used to improve the filter as long as the other C2 parameters do not change $(0402 \text{ body} \times \text{SB} = \text{SL} < 0.5 \text{ pH})$	
<b>NOTE:</b> Voltage for $AV_{DD}$ is defined at the input of the PLL supply filter and not the pin of $AV_{DD}$ .	
1.8 V source AV_ddPLAT, AV_ddCGA1, AV_ddD1	
Low-ESL surface-mount capacitors	
Ensure filter circuits use surface mount capacitors with minimum effective series inductance (ESL).	
Place each circuit as close as possible to the specific $AV_{DD}$ pin being supplied to minimize noise coupled from nearby circuits.	
<ul> <li>NOTE: If done properly, it is possible to route directly from the capacitors to the AV<sub>DD</sub> pins, without the added inductance of vias.</li> <li>NOTE: It is recommended that an area fill or power plane split be provided to provide a low-impedance</li> </ul>	
profile, which helps keep nearby crosstalk noise from inducing unwanted noise. Ensure each of the PLLs is provided with power through independent power supply pins (AV <sub>DD</sub> PLAT,	
For maximum effectiveness, ensure the filter circuit is placed as close as possible to the AV <sub>DD</sub> _SD1_PLL <i>n</i> ball to ensure it filters out as much noise as possible.	
Ensure the ground connection is near the AV <sub>DD</sub> _SD1_PLL <i>n</i> ball. The 0.003 $\mu$ F capacitor is closest to the ball, followed by a 4.7 $\mu$ F capacitor and 47 $\mu$ f capacitors, and finally the 0.33 $\Omega$ resistor to the board supply plane.	
To ensure stability of the internal clock, ensure the power supplied to the PLL is filtered using a circuit similar to the one shown in this figure.	
Note the following:	
<ul> <li>AV<sub>DD</sub>_SD1_PLL<i>n</i> should be a filtered version of X1V<sub>DD</sub>.</li> <li>Signals on the SerDes interface are fed from the X1V<sub>DD</sub> power plane.</li> <li>It is recommended that an area fill or power plane split be provided for both AV<sub>DD</sub> and AGND to provide a low-impedance profile, which helps keep nearby crosstalk noise from inducing unwanted noise.</li> <li>Voltage for AV<sub>DD</sub>_SD1_PLL<i>n</i> is defined at the PLL supply filter and not the pin of AV<sub>DD</sub>_SD1_PLL<i>n</i>.</li> <li>A 47 µF 0805 XR5 or XR7, 4.7 µF 0603, and 0.003 µF 0402 capacitor are recommended. The size and material type are important. A 0.33 Ω ± 1% resistor is recommended.</li> <li>Caution: These filters are a necessary extension of the PLL circuitry and are compliant with the device specifications. Any deviation from the recommended filters is done at the user's risk.</li> </ul>	
$47 \mu\text{F} = 4.7 \mu\text{F} = 0.003 \mu\text{F}$	
Ensure the capacitors are connected from AV <sub>DD</sub> SD1_PLL <i>n</i> to the ground plane.	
short, wide, and direct.	

Table continues on the next page...

Table 4.	Power design s	system-level	checklist	(continued)
----------	----------------	--------------	-----------	-------------

Item	Completed
Ensure $AV_{DD}$ SD1_PLL <i>n</i> is a filtered version of X1V <sub>DD</sub> .	
There must be dedicated analog ground AGND_SD1_PLL <i>n</i> for each AV <sub>DD</sub> _SD <i>n</i> _PLL <i>n</i> pin up to the physical locale of the filters themselves.	
$S1V_{DD}$ should be supplied by a linear regulator and needs a nominal voltage of 1.0 V. An example solution for $S1V_{DD}$ filtering, where $S1V_{DD}$ is sourced from a linear regulator, is shown in the following figure. The component values in this example filter are system dependent and are still under characterization, so component values may need adjustment based on the system or environment noise.	
Where:	
<ul> <li>C1 = 0.003 μF ± 10%, X5R, with ESL ≤ 0.5 nH</li> <li>C2 and C3 = 2.2 μF ± 10%, X5R, with ESL ≤ 0.5 nH</li> <li>F1 and F2 = 120 Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18PG121SH1)</li> <li>Bulk and decoupling capacitors are added, as needed, per power supply design.</li> </ul>	
S1V <sub>DD O</sub> Bulk and decoupling capacitors C1 C2 C3 F1 C2 C3 F2 Excessed GND	
NOTE: See section "Power-on ramp rate" in the applicable chip data sheet for maximum S1V <sub>DD</sub> power-up	
<ul> <li>ramp rate.</li> <li>NOTE: There must be enough output capacitance or a soft-start feature to assure the ramp-rate requirement is met.</li> <li>NOTE: Besides a linear regulator, a low-noise-dedicated switching regulator can be used. 10 mVp-p, 50 kHz to 500 MHz is the noise goal.</li> </ul>	
$X1V_{DD}$ may be supplied by a linear regulator or sourced by a filtered $G1V_{DD}$ . Systems may design-in both options to allow flexibility to address system noise dependencies. However, for initial system bring-up, the linear regulator option is highly recommended. An example solution for $X1V_{DD}$ filtering, where $X1V_{DD}$ is sourced from a linear regulator, is shown in the following figure. The component values in this example filter are system dependent and are still under characterization, so component values may need adjustment based on the system or environment noise.	
Where:	
<ul> <li>C1 = 0.003 μF ± 10%, X5R, with ESL ≤ 0.5 nH</li> <li>C2 and C3 = 2.2 μF ± 10%, X5R, with ESL ≤ 0.5 nH</li> <li>F1 and F2 = 120 Ω at 100 MHz 2A 25% 0603 Ferrite (for example, Murata BLM18PG121SH1)</li> <li>Bulk and decoupling capacitors are added, as needed, per power supply design.</li> </ul>	
X1V <sub>DD</sub> O Bulk and decoupling capacitors C1 C2 C3 F2	
<ul> <li>NOTE: See section "Power-on ramp rate" in the applicable chip data sheet for maximum XnV<sub>DD</sub> power-up ramp rate.</li> <li>NOTE: There must be enough output capacitance or a soft-start feature to assure the ramp-rate requirement is met.</li> </ul>	
<ul> <li>NOTE: The ferrite beads should be placed in parallel to reduce voltage droop.</li> <li>NOTE: Besides a linear regulator, a low-noise-dedicated switching regulator can be used. 10 mVp-p, 50 kHz to 500 MHz is the noise goal.</li> </ul>	

Table continues on the next page...

### Table 4. Power design system-level checklist (continued)



- 1. See the applicable chip data sheet for more details.
- 2. Suggested bulk capacitors are 100-330 µF (AVX TPS tantalum or Sanyo OSCON).
- 3. The PLL power supply filter circuit filters noise in the PLLs' resonant frequency range from 500 kHz to 10 MHz.

### 4.3 Power-on reset recommendations

Various chip functions are initialized by sampling certain signals during the assertion of PORESET\_B. These power-on reset (POR) inputs are pulled either high or low during this period. While these pins are generally output pins during normal operation, they are treated as inputs while PORESET\_B is asserted. When PORESET\_B de-asserts, the configuration pins are sampled and latched into registers, and the pins then take on their normal output circuit characteristics.

Table 5. Power-on reset sy	ystem-level checklist
----------------------------	-----------------------

Item	Completed
Ensure PORESET_B is asserted for a minimum of 1 ms.	
Ensure HRESET_B is asserted for a minimum of 32 SYSCLK cycles.	
In cases where a configuration pin has no default, use a 4.7 k $\Omega$ pull-up or pull-down resistor for appropriate configuration of the pin.	
Optional: An alternative to using pull-up and pull-down resistors to configure the POR pins is to use a PLD or similar device that drives the configuration signals to the chip when HRESET_B is asserted. The PLD must begin to drive these signals at least four SYSCLK cycles prior to the de-assertion of PORESET_B (PLL configuration inputs must meet a 100 µs set-up time to HRESET_B), hold their values for at least two SYSCLK cycles after the de-assertion of PORESET_B, and then release the pins to high impedance afterward for normal device operation	
<b>NOTE:</b> See the applicable chip data sheet for details about reset initialization timing specifications.	
Configuration settings	
Ensure the settings in Configuration signals sampled at reset are selected properly.	
<b>NOTE:</b> See the applicable chip reference manual for a more detailed description of each configuration option.	
Power sequencing	
The chip requires that its power rails be applied in a specific sequence in order to ensure proper device operation.	
Power up sequence when DDR3L is used:	
<ol> <li>O1V<sub>DD</sub>, OV<sub>DD</sub>, DV<sub>DD</sub>, CV<sub>DD</sub>, EV<sub>DD</sub>, L1V<sub>DD</sub>, LV<sub>DD</sub>, TH_V<sub>DD</sub>, USB_HV<sub>DD</sub>, USB_OV<sub>DD</sub>, AV<sub>DD</sub>_CGA1, AV<sub>DD</sub>_CGA2, AV<sub>DD</sub>_PLAT, AV<sub>DD</sub>_D1, TV<sub>DD</sub>. Drive PROG_SFP = GND         <ul> <li>a. PORESET_B should be driven asserted and held during this step.</li> </ul> </li> <li>V<sub>DDC</sub>, V<sub>DD</sub>, USB_SV<sub>DD</sub>, S1V<sub>DD</sub> <ul> <li>a. When deep sleep is not used, it is recommended to source V<sub>DD</sub> and V<sub>DDC</sub> from same power supply.</li> <li>b. When deep sleep is used, V<sub>DDC</sub> should ramp up before V<sub>DD</sub>. Alternatively, V<sub>DD</sub> may ramp up together with V<sub>DDC</sub> provided that the relative timing between V<sub>DDC</sub> and V<sub>DD</sub> ramp up conforms to Figure 2.</li> </ul> </li> <li>G1V<sub>DD</sub>, X1V<sub>DD</sub>, AV<sub>DD</sub>_SD1_PLL1, AV<sub>DD</sub>_SD1_PLL2         <ul> <li>a. All supplies in this step may be sourced from the same supply.</li> </ul> </li> </ol>	
Power up sequence when DDR4 is used:	
<ol> <li>O1V<sub>DD</sub>, OV<sub>DD</sub>, DV<sub>DD</sub>, CV<sub>DD</sub>, EV<sub>DD</sub>, L1V<sub>DD</sub>, LV<sub>DD</sub>, TH_V<sub>DD</sub>, USB_HV<sub>DD</sub>, USB_OV<sub>DD</sub>, AV<sub>DD</sub>_CGA1, AV<sub>DD</sub>_CGA2, AV<sub>DD</sub>_PLAT, AV<sub>DD</sub>_D1, X1V<sub>DD</sub>, AV<sub>DD</sub>_SD1_PLL1, AV<sub>DD</sub>_SD1_PLL2, TV<sub>DD</sub>. Drive PROG_SFP = GND         <ul> <li>a. PORESET_B should be driven asserted and held during this step.</li> </ul> </li> <li>V<sub>DDC</sub>, V<sub>DD</sub>, USB_SV<sub>DD</sub>, S1V<sub>DD</sub> <ul> <li>a. When deep sleep is not used, it is recommended to source V<sub>DD</sub> and V<sub>DDC</sub> from the same power supply.</li> <li>b. When deep sleep is used, V<sub>DDC</sub> should ramp up before V<sub>DD</sub>. Alternatively, V<sub>DD</sub> may ramp up together with V<sub>DDC</sub> provided that the relative timing between V<sub>DDC</sub> and V<sub>DDC</sub> and V<sub>DD</sub> ramp up conforms to Figure 2.</li> </ul> </li> </ol>	
Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.	
All supplies must be at their stable values within 75 ms.	
This figure provides the $V_{DDC}$ and $V_{DD}$ ramp up diagram.	



Table 5. Power-on reset system-level checklist



### Table 5. Power-on reset system-level checklist

### 4.3.1 Configuration signals sampled at reset

The signals that serve alternate functions as configuration input signals during system reset are summarized in the following table.

Reset configuration signals are sampled at the negation of PORESET\_B. However, there is a setup and hold time for these signals relative to the rising edge of PORESET\_B, as described in the chip data sheet.

The reset configuration signals are multiplexed with other functional signals. The values on these signals during reset are interpreted to be logic one or zero, regardless of whether the functional signal name is defined as active-low. The reset configuration signals have internal pull-up resistors so that if the signals are not driven, the default value is high (a one), as shown in the table. Some signals must be driven high or low during the reset period. For details about all the signals that require external pull-up resistors, see the chip data sheet.

Table 6.	T1024 reset	configuration	signals
----------	-------------	---------------	---------

Configuration Type	Functional Pins	Comments
Reset configuration word (RCW) source inputs cfg_rcw_src[0:8]	IFC_AD[8:15] IFC_CLE	They must be set to one of the valid options. The 512 bit RCW word has all the necessary configuration information for the chip. If there is no valid RCW in the external memory, it can be programmed using CodeWarrior or other programmer. JTAG configuration files available with CodeWarrior Installation (CWInstallDir\PA \PA_Support\Initialization_Files \jtag_chains) can be used to override Reset Configuration Word (RCW) for
		T1024. The JTAG configuration files can be used in the following situations:

Table continues on the next page ...

Configuration Type	Functional Pins	Comments
		<ul> <li>Target boards that do not have RCW already programmed</li> <li>New board bring-up</li> <li>Recovering boards with blank or damaged flash</li> </ul>
IFC external transceiver enable polarity select (cfg_ifc_te)	IFC_TE	Default is "1"
DRAM type select (cfg_dram_type)	IFC_A[21]	Default is "1" (DDR3L)
General-purpose input (cfg_gpinput[0:7])	IFC_AD[0:7]	Default "1111 1111", values can be application defined
"Single Oscillator Source" clock select (cfg_eng_use0)	IFC_WE0_B	Default selection is single ended SYSCLK
"Single Oscillator Source" clock configuration (cfg_eng_use1)	IFC_OE_B	Default is "1"
"Single Oscillator Source" clock configuration(cfg_eng_use2)	IFC_WP0_B	Default is "1"

### Table 6. T1024 reset configuration signals (continued)

### NOTE

If a new board is using a blank flash and flash is the source of RCW, then all the 0xff values from flash for RCW will put the device in an unknown state. The two workarounds for this problem are:

- Put switches on cfg\_rcw\_src signals to choose hardcoded RCW(0x9A, 0x9E).
- Use CodeWarrior tool from NXP to override RCW.

# 4.4 **Power Management Recommendations**

The T1024 processor implements sophisticated power-saving modes for managing energy consumption in both dynamic and static power modes. These include the traditional nap, doze, sleep and packet lossless deep-sleep modes. Designers may leverage these modes to efficiently match work accomplished with the correct level of energy consumed. Refer to the QorIQ T1024 Reference Manual for details.

### 4.4.1 Power Management pin termination recommendations Table 7. Power Management Control pins termination checklist

Signal Name	I/O type	Used	Not used	Completed
EVT_B[2]	I/O	EVT_B[2] serves the alternate function of POWER_EN pin (output) for deep sleep. POWER_EN is connected to external power switch device or regulator and indicates to the external power regulator to toggle the power switch to off mode during deep sleep entry.	EVT_B[2] is an output and can be left floating.	

Table continues on the next page ...

### Table 7. Power Management Control pins termination checklist (continued)

Signal Name	I/O type	Used	Not used	Completed
		During PORESET_B assertion, EVT_B[2] is a high impedance input so there must be an external pull up on board on EVT_B[2] to ensure POWER_EN is asserted at power up.		
		Until PORESET_B gets deasserted, EVT_B[2] (POWER_EN) should not be sampled.		
EVT_B[3]	I/O	<ul> <li>EVT_B[3] serves the alternate function of POWER_OK pin (input) for deep sleep. Connect POWER_EN directly to external power switch device.</li> <li>0 - POWER from Regulator is not stable.</li> <li>1 - POWER from Regulator is stable.</li> <li>If there is no external source of POWER_OK, then the POWER_OK has to be tied to logic 1 on the board</li> </ul>	This pin should be pulled high through 2-10 k $\Omega$ resistors to O1V <sub>DD</sub> or else programmed as O/P and left floating.	
EVT_B[9]	I/O	EVT_B[9] serves the alternate function of board isolation control (output) for deep sleep mode. The functionality of this signal is determined by the IRQ_OUT field in the reset configuration word (RCW[IRQ_OUT]). • 0 - Enable board isolations • 1 - Disable board isolations During PORESET_B assertion, EVT_B[9] is a high impedance input. There must be an external pull up on board on EVT_B[9] to ensure board isolations are disabled at power up.	EVT_B[9] is an output and can be left floating.	
GPIO1[23:25]/ IRQ[3:5]	I/O	When several board isolation control signals are required, GPIO1[23:25] can be used. The functionality of these signals is determined by the RCW[ 373:375] field in the reset configuration word (RCW[IRQ_BASE]).	IRQ3 should be pulled high through 2-10 kΩ resistors to $L1V_{DD}$ , IRQ4 should be pulled high through 2-10 kΩ resistors to $CV_{DD}$ , IRQ5 should be pulled high through 2-10 kΩ resistors to $DV_{DD}$ , or IRQ[3:5] pins can be programmed as output and left floating.	

### 4.4.2 Deep-sleep system level recommendations

In deep sleep mode, power to a large portion of the chip is turned off to save power. Dynamically turning portions of the die on or off must be coordinated between the SoC and the system. Both should know when it is safe to apply or remove power and indicate when the process is completed.

#### Power design recommendations

The wake up sources of the SoC are ethernet, IRQ[0:5], general purpose timer, and GPIOs. All signals of these interfaces should remain powered up during deep sleep mode. The other signals that should remain powered during deep sleep are: PORESET\_B, HRESET\_B, RESET\_REQ\_B, SYSCLK, DIFF\_SYSCLK/DIFF\_SYSCLK\_B, ASLEEP, EVT\_B[0:4], CLK\_OUT, IRQ\_OUT, and some test signals.

The T1024 RDB can be used as a reference design while designing a system with deep sleep mode.

### Table 8. Deep-sleep system level checklist

Item	Completed			
For requirements of external power supply, see the QorIQ T1024 Data Sheet.				
For power sequencing in deep sleep mode, see the QorIQ T1024 Data Sheet.				
For the deep sleep entry indicative sequence and deep sleep exit indicative sequence, see the chip reference manual.				
When the I/O supplies are switched off, the corresponding I/Os should not be driven by any peripheral. It is recommended to switch off the peripheral devices connected to switched-off interfaces to avoid any damage to the device.				
If the peripheral device is not switched off, please ensure that the output pins of the peripheral device are driven into high impedance state or are appropriately isolated.				
All the pull up resistors should be connected to respective power supplies. See the chip data sheet for details.				
When $V_{DDC}$ and $V_{DD}$ are supplied by the same power source, ensure switching events do not trigger transient voltages, nor trip voltage monitors.				
Frame manager clocking in deep sleep				
<ul> <li>Frame manager is clocked with 2* 125 MHz GTX_CLK125 from PHY in RGMII mode.</li> <li>PLATFORM CLOCK</li> <li>PLATFORM CLOCK</li> <li>FMan core</li> <li>Clock during</li> <li>deep sleep</li> <li>FMAN</li> <li>Hz</li> <li>Hz</li> <li>RGMII1 TX CLK</li> <li>RGMII2 TX CLK</li> <li>Figure 5. Clocking in Deep sleep mode</li> </ul>				
<ul> <li>DDR controller in deep sleep:</li> <li>G1V<sub>DD</sub> to DDR controller is switched OFF.</li> <li>GV<sub>DD</sub> to SDRAM memory remains ON.</li> <li>Separate power plane are required for DDR controller and SDRAM memory.</li> <li>SDRAM is powered ON and in self-refresh.</li> <li>MCKE should be driven low by a board level pull-down (controller cannot guarantee a low output with G1V<sub>DD</sub> powered down).</li> <li>Deep sleep wake up requires RESET to the DDR memory to be masked.</li> </ul>				

### NOTE

- 1. RGMII is supported at 1.8 V to help lower the deep sleep power consumption.
- 2. DDR3L RDIMM are not supported in deep sleep mode.

# 5 Interface recommendations

# 5.1 DDR controller recommendations

The T1024 supports DDR3L (1.35 V) and DDR4 (1.2 V) SDRAM.

The memory interface controls main memory accesses and together supports a maximum of 32 GB of main memory.

cfg\_dram\_type reset configuration signal selects between GV<sub>DD</sub> to be used for DDR3L and DDR4 memory controllers.

#### NOTE

Incorrect setting of cfg\_dram\_type can lead to damage of I/Os.

### 5.1.1 DDR controller pin termination recommendations Table 9. DDR controller pin termination checklist

Signal Name <sup>1</sup>		I/O	Used	Not used	Completed
DDR3L Signal	DDR4 Signal	type			
D1_MA[13:00]	D1_MA[13:00]	0	Must be properly terminated to	These pins can be left	
D1_MA[14]	BG1		VTT.	unconnected.	
D1_MA[15]	ACT_B				
D1_MBA[0:1]	D1_MBA[0:1]	0	Must be properly terminated to	These pins can be left	
D1_MBA[2]	BG[0]		VTT.	unconnected.	
D1_MCK[0:1]/E	D1_MCK[0:1]_B	0	These pins must be properly terminated.	These pins may be left unconnected.	
				All unused MCK pins should be disabled via the DCFG_CCSR_DDRCLKDR register.	
D1_MCKE[0:1]		0	Must be properly terminated to VTT.	These pins can be left unconnected.	
			These pins are actively driven during reset instead of being released to high impedance.		
D1_MC	S[0:3]_B	0	Must be properly terminated to VTT.	These pins can be left unconnected.	
D1_MDIC[0:1]		I/O	<ul> <li>These pins are used for automatic calibration of the DDR3L/DDR4 IOs. The MDIC[0:1] pins must be connected to 162Ω precision 1% resistors.</li> <li>MDIC[0] is grounded through a 162 Ω precision 1% resistor, and MDIC[1] is</li> </ul>	These pins can be left unconnected.	

Table continues on the next page...

Signal Name <sup>1</sup>		I/O	Used	Not used	Completed
DDR3L Signal	DDR4 Signal	type			
			<ul> <li>connected to GV<sub>DD</sub> through a 162 Ω precision 1% resistor.</li> <li>For either full- or half- driver strength calibration of DDR I/Os, use the same MDIC resistor value of 162 Ω.</li> <li>The memory controller register setting can be used to determine if automatic calibration is done to full- or half-drive strength.</li> </ul>		
D1_MDM[0:8]	DBI_B[0:8]	0	—	These pins can be left unconnected.	
D1_MD	Q[0:63]	I/O	_	These pins can be left unconnected.	
D1_MDQS[0:8]/D	01_MDQS[0:8]_B	I/O	_	These pins can be left unconnected.	
D1_MECC[0:7]		I/O	_	These pins can be left unconnected.	
D1_MAPAR_ERR _B	ALERT_B	I	This pin is an open drain output from registered DIMMs. Ensure that a 2-10 k $\Omega$ pull-up to G1V <sub>DD</sub> is present on this pin.	This pin should be pulled up.	
D1_MAPAR_OUT	PAR	0	If the controller supports the optional MAPAR_OUT and MAPAR_ERR signals, ensure that they are hooked up as follows: • MAPAR_OUT (from the controller) => PAR_IN (at the RDIMM) • ERR_OUT (from the RDIMM) => MAPAR_ERR (at the controller)	This pin can be left unconnected.	
D1_MODT[0:1]		0	Ensure the MODT signals are connected correctly. Two dual- ranked DIMMs topology is not supported on the T1024. For a single, dual-ranked DIMM, consider the following connections: • MODT(0), MCS(0), MCKE(0) • MODT(1), MCS(1), MCKE(1)	These pins can be left unconnected.	

This pin can be left

unconnected.

This pin can be left

unconnected.

This pin can be left

unconnected.

This pin must be connected to

GND.

		0011			
Signal Name <sup>1</sup>		1/0	Used	Not used	Completed
DDR3L Signal	DDR4 Signal	type			
			For quad-ranked DIMMS, it is recommended to obtain a data sheet from the memory supplier to confirm required signals. But in general, each controller needs MCS(0:3), MODT(0:1), and MCKE(0:1) connected to the one quad-ranked DIMM. These pins are actively driven during reset instead of being released to high impedance		

Must be properly terminated to

VTT.

Must be properly terminated to

VTT.

Must be properly terminated to

VTT.

DDR reference voltage: 0.49 x

 $GV_{DD}$  to 0.51 x  $G1V_{DD}$ .

D1\_MVREF can be generated

using a divider from G1V<sub>DD</sub> as

MVREF. Another option is to

use supplies that generate

G1V<sub>DD</sub>, VTT, and D1\_MVREF

voltage. These methods help reduce differences between G1V<sub>DD</sub> and MVREF. D1\_MVREF generated from a separate regulator is not recommended, because D1\_MVREF does not track G1V<sub>DD</sub> as closely.

### Table 9. DDR controller pin termination checklist (continued)

1. DDR3L signals are muxed with DDR4 signals and shown in this table

# 5.1.2 DDR system-level recommendations

### Table 10. DDR system-level checklist

Item	Completed
General	
DDR3L /DDR4 mode selection is through por-config signal cfg_dram_type. Ensure that the pin is configured correctly as per the DDR mode. Setting DDR4 mode while applying $GV_{DD} = 1.35$ V can lead to damage of I/Os.	
Data Bus inversion (DBI) signals are muxed on Data Mask (D1_MDM) signals and are optional function for DDR4. Only one function can be used at a time.	
PORESET_B assertion should also reset SDRAM Memory.	
For deep sleep related recommendations, see Deep-sleep system level recommendations.	

### QorIQ T1024 Family Design Checklist, Rev. 3, 05/2018

D1\_MRAS\_B

D1\_MCAS\_B

D1\_MWE\_B

D1 MVREF

A16/RAS\_B

A15/CAS\_B

A14/WE\_B

**DDR4 VREF is** 

provided

internally. The

external VREF

signal needs to be

grounded when

using DDR4

SDRAM.

Ο

0

0

Т

### NOTE

- Stacked memory for DDR4 are not supported.
- DDR4 RDIMM are not supported.
- For devices with 4 ECC pins, ensure to connect one of the ECC pins to the Prime DQ of ECC DRAM.

# 5.2 High-speed serial interfaces (HSSI) recommendations

The T1024 SerDes block provides four high-speed serial communication lanes supporting a variety of protocols, including:

- SGMII 1.25 Gbps
- SGMII 3.125 Gbps
- QSGMII 5 Gbps
- PCI Express (PEX) Gen 1 1x / 2x / 4x 2.5 Gbps
- PCI Express (PEX) Gen 2 1x / 2x 5 Gbps
- SATA 1.5 / 3 Gbps
- Aurora 2.5 / 5 Gbps
- XFI (10GbE)

Signal name	I/O type	Used	Not used	Completed
SD1_IMP_CAL_TX	I	Tie to $X1V_{DD}$ through a 698 $\Omega$ 1% resistor.	If the SerDes interface is entirely unused, the unused pin must be left unconnected	
SD1_IMP_CAL_RX	I	Tie to $S1V_{DD}$ through a 200 $\Omega$ 1% resistor.	If the SerDes interface is entirely unused, the unused pin must be left unconnected	
SD1_PLLn_TPA	0	Provide a test point if possible. These p	pins can be left floating.	
SD1_PLLn_TPD	0	Provide a test point if possible. These p	pins can be left floating.	
SD1_TX[3:0]_P	0	Ensure pins are correctly terminated	If the SerDes interface is entirely or	
SD1_TX[3:0]_N	0	for the interface type used.	partly unused, the unused pins must be left unconnected.	
SD1_RX[3:0]_P	I	Ensure pins are correctly terminated for the interface type used.	If the SerDes interface is entirely or partly unused, the unused pins must	
SD1_RX[3:0]_N	I	Ensure pins are correctly terminated for the interface type used.	be connected to SD_GND.	
SD1_REF_CLK1_P/ SD1_REF_CLK1_N	I	Ensure clocks are driven from an appropriate clock source.	If the clock is not used in the system, these pin must be connected to	
		See the chip reference manual for RCW and PLL configuration settings.	SD_GND.	
SD1_REF_CLK2_P/ SD1_REF_CLK2_N	I	Ensure clocks are driven from an appropriate clock source.	If the clock is not used in the system, these pin must be connected to	
		See the chip reference manual for RCW and PLL configuration settings.	SD_GND.	

# 5.2.1 SerDes pin termination recommendations

### Table 11. SerDes pin termination checklist

NOTE

- 1. In the RCW configuration field SRDS\_PLL\_PD\_S1, the respective bits for each unused PLL must be set to power it down. The SerDes module is disabled when both its PLLs are turned off.
- 2. After POR, if an entire SerDes module is unused, it must be powered down by clearing the SDEN fields of its corresponding PLL1 and PLL2 reset control registers (SRDS*x*PLL/RSTCTL).
- 3. Unused lanes must be powered down by clearing the RRST and TRST fields and setting the RX\_PD and TX\_PD fields in the corresponding lane's general control register (SRDSxLNmG0).
- 4. A spread-spectrum reference clock is permitted for PCI Express. However, if any other high-speed protocol, such as SATA, SGMII, SGMII 2.5G, QSGMII, 1000Base-KX, is used concurrently on the same SerDes PLL, spread-spectrum clocking is not permitted.
- 5. RCW[SRDS\_PRTCL\_S1] selection should be strictly according to product personality.

# 5.2.2 SerDes system-level recommendations

For the high-speed protocols below, test both receive equalization boost settings of 1b (enabled - default) or 0b (disabled) to determine which setting yields better signal integrity for the customer's system, in which signal integrity can vary due to board design, layout, and fabrication.

To disable the receive equalization boost setting:

- For 10GBase-KR, perform a PBI write to each lane's LNaRECR0 register with a value of 0x0000\_045F, which sets this lane's Rx Equalization Boost bit LNaRECR0[RXEQ\_BST] to 0b.
- For XFI 10.3125 Gbaud, perform a PBI write to each lane's LNaRECR0 register with a value of 0x0000\_045F, which sets this lane's Rx Equalization Boost bit LNaRECR0[RXEQ\_BST] to 0b.

# 5.3 Integrated flash controller (IFC)

The integrated flash controller (IFC) shares signals with GPIO1 and GPIO2. The functionality of these signals is determined by the IFC\_GRP\_[a]\_BASE fields in the reset configuration word.

The T1024 IFC supports 32-bit addressing and 8- or 16-bit data widths for a variety of devices.

# 5.3.1 IFC pin termination recommendations

#### Table 12. IFC pin termination checklist

Signal name	I/O type	Used	Not used	Completed
IFC_A[16:20]	0	These pins must not be pulled down du pulled up, driven high, or, if there are no tristate. If these pins are connected to a an external pull-up is required to drive t	ring power-on reset. They may be o externally connected devices, left in a device that pulls down during reset, hese pins to a safe state during reset.	
IFC_A[21]	0	This pin is a reset configuration pin. It h FET that is enabled only when the proc is designed such that it can be overpow	as a weak (~20 k $\Omega$ ) internal pull-up P- essor is in its reset state. The pull-up vered by an external 4.7 k $\Omega$ resistor.	

Table continues on the next page ...

Signal name	I/O type	Used	Not used	Completed
		However, if the signal is intended to be device on the net that might pull down or active driver is needed.	high after reset, and if there is any the value of the net at reset, a pull-up	
IFC_A[22:31]	I/O	Connect as needed.	These pins can be left unconnected.	
IFC_AD[0:15]	I/O	These pins are a reset configuration pin internal pull-up P-FET that is enabled of state. The pull-ups are designed such the external 4.7 k $\Omega$ resistor. However, if the reset, and if there is any device on the the net at reset, a pull-up or active drive	hs. They have a weak (~20 kΩ) only when the processor is in its reset hat they can be overpowered by an e signal is intended to be high after net that might pull down the value of er is needed.	
IFC_PAR[0:1]	I/O	Connect as needed.	These pins can be left unconnected.	
IFC_CS[0:7]_B	0	Recommend weak pull-up resistors $(2-10 \text{ k}\Omega)$ be placed on these pins to $OV_{DD}$ .	These pins can be left unconnected.	
IFC_WE[0]_B	0	These pins are reset configuration pins	. They have a weak (~20 $k\Omega$ ) internal	
IFC_OE_B	0	pull-up P-FET that is enabled only whe	n the processor is in its reset state.	
IFC_WP[0]_B	0	external 4.7 k $\Omega$ resistor. However, if the reset, and if there is any device on the the net at reset, a pull-up or active drive	e signal is intended to be high after net that might pull down the value of er is needed.	
IFC_WP[1:3]_B	0	Connect as needed.	This pin can be left unconnected.	
IFC_BCTL	0	Connect as needed.	This pin can be left unconnected.	
IFC_TE	0	This pin is a reset configuration pin. It has a weak (~20 k $\Omega$ ) internal pull-up P- FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k $\Omega$ resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.		
IFC_NDDQS	I/O	Connect as needed.	This pin can be left unconnected.	
IFC_AVD	0	This pin must not be pulled down during power-on reset. It may be pulled up, driven high, or if there are no externally connected devices, left in tristate. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.		
IFC_CLE	0	This pin is a reset configuration pin. It has a weak (~20 k $\Omega$ ) internal pull-up P- FET that is enabled only when the processor is in its reset state. This pull-up is designed such that it can be overpowered by an external 4.7 k $\Omega$ resistor. However, if the signal is intended to be high after reset, and if there is any device on the net that might pull down the value of the net at reset, a pull-up or active driver is needed.		
IFC_RB[0:1]_B	I	These pins should be pulled high through a 1 k $\Omega$ resistor to OV <sub>DD</sub> .	These pins should be pulled high through a 1 k $\Omega$ resistor.	
IFC_RB[2:4]_B	Ι	These pins should be pulled high through a 1 k $\Omega$ resistor to OV <sub>DD</sub> .	These pins can be left floating if left as default function of IFC_AD[29:31] or if configured as outputs via the GPIO_GPDIR register.	
IFC_PERR_B	I	These pins should be pulled high throu be left floating if configured as outputs	gh a 2-10 k $\Omega$ resistor to OV <sub>DD</sub> or can via the GPIO_GPDIR register.	

Table 12. IFC pin termination checklist (continued)

Signal name	I/O type	Used	Not used	Completed
IFC_CLK[0:1]	0	Connect as needed.	All unused IFC_CLK pins should be disabled via the DCFG_CCSR_IFCCLKDR register.	
IFC_NDDDR_CLK	0	Connect as needed	This pin can be left unconnected.	

Table 12. IFC pin termination checklist (continued)

#### NOTE

IFC interface is on OV<sub>DD</sub> power domain, which is 1.8 V only.

For functional connection diagram, see the chip reference manual.

# 5.4 QUICC Engine recommendations

The QUICC Engine block on the T1024 supports two TDM/UART interfaces.

The QUICC Engine shares signals with GPIO4 and DIU. The functionality of these signals is determined by the QE-TDMA and QE-TDMB fields in the reset configuration word, and the functionality of the clock signals is determined by the SCFG[QEIOCLKCR] register.

QUICC Engine supports 3.3 V and 2.5 V operation only.

## 5.4.1 **QUICC Engine pin termination recommendations**

Signal Name	I/O type	Used	Not used	Completed
	•	QE Clock Signals		-
BRGO[1:4]	0	The functionality of this signal is	If clocks are not used, pins can be	
CLK[9:12]	I	determined by the SCFG[QEIOCLKCR] register bit fields.	programmed GPIOs and output.	
		UCC1 signals		
UC1_CDB_RXER	I	The functionality of these signals is	If UCC1 is not used, all the pins can	
UC1_CTSB_RXDV	I	determined by the QE-TDMA field in the reset configuration word	be programmed as GPIOs and	
UC1_RXD7	I			
UC1_TXD7	0			
UC1_RTSB_TXEN	0			
		UCC3 signals		
UC3_CDB_RXER	I	The functionality of these signals is	If UCC3 is not used, all the pins can	
UC3_CTSB_RXDV	I	determined by the QE-TDMB field in	be programmed as GPIOs and	
UC3_RXD7	I			
UC3_TXD7	0			
UC3_RTSB_TXEN	0			

### Table 13. QUICC Engine pin termination checklist

Table continues on the next page ...

Signal Name	I/O type	Used	Not used	Completed
		TDMA signals		
TDMA_TXD	0	The functionality of these signals is	If TDMA is not used, all the pins can	
TDMA_TSYNC	I	determined by the QE-TDMA field in the reset configuration word	be programmed as GPIOs and	
TDMA_RQ	0			
TDMA_RSYNC	I			
TDMA_RXD	I			
		TDMB signals		•
TDMB_TXD	0	The functionality of these signals is	If TDMB is not used, all the pins can	
TDMB_TSYNC	I	determined by the QE-TDMB field in the reset configuration word	be programmed as GPIOs and	
TDMB_RQ	0			
TDMB_RSYNC	I			
TDMB_RXD	I			

### Table 13. QUICC Engine pin termination checklist (continued)

# 5.5 Display Unit Interface recommendations

The T1024 has an internal display interface unit (DIU) that is suitable for driving video at resolution up to 1280 x 1024 (single-plane), or any resolution up to 1024 x 768 (three multiple planes).

DIU signals are muxed with QUICC Engine signals; therefore, when DIU is selected, QUICC Engine cannot be used.

DIU is supported at 3.3 V only. DIU usage requires DV<sub>DD</sub> at 3.3 V; otherwise, board-level converters may be required.

General guidelines for interfacing the DIU controller can be referenced from *MPC5121e Hardware Design Guide* (MPC5121EQRUG), available on www.nxp.com

### 5.5.1 Display Interface Unit pin termination recommendations Table 14. DIU pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
DIU_CLK_OUT	0	The functionality of these signals is	If DIU is not used, pins can be	
DIU_D[0:11]	0	determined by the RCW[QE_TDMA]	programmed as GPIOs and outputs.	
DIU_DE	0	configuration word.		
DIU_HSYNC	0	The functionality of this signal is		
DIU_VSYNC	0	determined by the I2C4 field in the reset configuration word (RCW[I2C4]).		

#### NOTE

- 1. The DIU on the T1024 is similar to the T1040 from NXP.
- 2. See the chip reference manual for pixel data mapping details.

# 5.6 DMA recommendations

DMA shares pins with SDHC and GPIO2. The functionality of these signals is determined by the RCW[SDHC\_BASE], RCW[SDHC], and RCW[SDHC\_EXT] fields.

# 5.6.1 DMA pin termination recommendations

Signal Name	I/O type	Used	Not used	Completed
DMA1_DREQ0_B	I	The functionality of this signal is determined by the DMA1 field in the reset configuration word (RCW[SDHC_BASE], RCW[SDHC]	This pin should be pulled high through a 2-10 k $\Omega$ resistor to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
DMA1_DACK0_B	0	and RCW[SDHC_EXT]).	This pin can be left unconnected.	
DMA1_DDONE0_B	0		This pin can be left unconnected.	
DMA2_DREQ0_B	I	The functionality of these signals is determined by the DMA2 field in the reset configuration word (RCW[SDHC_BASE], RCW[SDHC]	This pin should be pulled high through a 2-10 k $\Omega$ resistor to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
DMA2_DACK0_B	0	and RCW[SDHC_EXT]).	This pin can be left unconnected.	
DMA2_DDONE0_B	0		This pin can be left unconnected.	

 Table 15.
 DMA pin termination checklist

# 5.7 Multicore programmable interrupt controller (MPIC) recommendations

The MPIC pins on the T1024 are distributed over several voltage domains. Some MPIC signals can be used to generate interrupt for wake up from deep sleep mode.

# 5.7.1 MPIC pin termination recommendations

### Table 16. MPIC pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
IRQ[0:2]	I	Ensure these pins are driven in the non- asserted state.	IRQ[0:1] should be tied high through a 2-10 k $\Omega$ resistor to O1V <sub>DD</sub> .	
			IRQ[2] should be tied high through a 2-10 kΩ resistor to L1V <sub>DD</sub> .	
IRQ[3:5]	I	The functionality of these signals is determined by the IRQ_BASE field in	IRQ3 should be pulled high through 2-10 k $\Omega$ resistors to L1V <sub>DD</sub> ,	
		(RCW[IRQ_BASE]).	IRQ4 should be pulled high through 2-10 k $\Omega$ resistors to CV <sub>DD</sub> ,	

Table continues on the next page...

Signal Name	I/O type	Used	Not used	Completed
			IRQ5 should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> ,	
			or IRQ[3:5] pins can be programmed as output and left floating.	
IRQ_OUT_B	0	The functionality of this signal is determined by the IRQ_OUT field in the reset configuration word (RCW[IRQ_OUT]).	If unused, this pin can be left floating.	
		Tie this open-drain signal high through a weak pull-up resistor ( 2-10 k $\Omega$ ) to O1V <sub>DD</sub> .		

 Table 16.
 MPIC pin termination checklist (continued)

# 5.8 IEEE1588 recommendations

### 5.8.1 IEEE 1588 pin termination recommendations Table 17. IEEE 1588 pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
TSEC_1588_CLK_IN	I	Connect to external high-precision timer reference input.	Program as GPIOs and output.	
		The functionality of these signals is determined by the 1588 field in the reset configuration word (RCW[1588]).		
TSEC_1588_TRIG_IN[ 1:2]	I	The functionality of these signals is determined by the 1588 field in the		
TSEC_1588_ALARM_ OUT[1:2]	0	reset configuration word (RCW[1588]).		
TSEC_1588_CLK_OU T	0			
TSEC_1588_PULSE_ OUT[1:2]	0			

### NOTE

1. All IEEE 1588 pins are referenced to  $LV_{\text{DD}}.$ 

# 5.9 Ethernet management recommendations

The T1024 supports two Ethernet Management Interfaces (EMIs).

### 5.9.1 Ethernet management pin termination recommendations Table 18. Ethernet management pin termination checklist

Signal Name	I/O type	Used	Not used	Completed		
MDIO and MDC in $L1V_{DD}$ voltage domain mapped on AH4 and AH3 balls, respectively						
EMI1_MDC	0	—	This pin can be left unconnected.			
EMI1_MDIO	I/O	This pin should be pulled high through a 2-10 k $\Omega$ resistor to L1V_DD.	This pin should be tied low through a 2-10 k $\Omega$ resistor to GND.			
MDIO and MDC in TV <sub>DD</sub> voltage domain						
EMI2_MDC	0	These pins must be pulled up to 1.2 V	This pin can be left unconnected.			
EMI2_MDIO	I/O	through a 180 $\Omega \pm 1\%$ resistor for MDC and a 330 $\Omega \pm 1\%$ resistor for MDIO.	This pin should be tied high through a 2-10 k $\Omega$ resistor to TV <sub>DD</sub> or OV <sub>DD</sub> .			

# 5.10 Ethernet controller recommendations

The T1024 supports two Ethernet controllers (EC), which can connect to the Ethernet PHYs RGMII protocol.

The EC1 interface is powered by  $L1V_{DD}$  supply and supports 2.5 V and 1.8 V operation for RGMII mode. The EC2 interface is powered by  $L_{VDD}$  supply and supports 2.5 V and 1.8 V operation for RGMII mode.

NOTE

 $L1_{VDD}$  and  $L_{VDD}$  should always be configured at the same voltage.

### 5.10.1 Ethernet controller pin termination recommendations Table 19. Ethernet controller pin termination checklist

Signal Name	I/O type	Used	Not used	Completed				
	EC1 in RGMII mode							
EC1_TXD[0:3]	0	The functionality of these signals is	These pins may be left unconnected.					
EC1_TX_CTL <sup>1</sup>	0	determined by the EC1 field in the						
EC1_GTX_CLK125 <sup>2</sup>	0	(RCW[EC1]).						
EC1_RXD[0:3]	I	FMAN-MAC4 is connected to the EC1 interface when RGMII is	These pins can be configured as					
EC1_RX_CTL	I		GPIOs and outputs.					
EC1_RX_CLK	I	field.						
EC1_GTX_CLK125	I							
		EC2 in RGMII mod	e					
EC2_TXD[0:3]	0	The functionality of these signals is	These pins may be left unconnected.					
EC2_TX_CTL <sup>1</sup>	0	determined by the EC2 field in the reset configuration word (RCW[EC2]).						
EC2_GTX_CLK	I							
EC2_RXD[0:3]	I		These pins can be configured as					
EC2_RX_CTL	1		GPIOs and outputs.					

Signal Name	I/O type	Used	Not used	Completed
EC2_RX_CLK	I	FMAN-MAC3 is connected to the		
EC2_GTX_CLK125 <sup>2</sup>	0	selected through the RCW[EC2] field.	When EC2 is unused, this pin can be configured as GPIO and output. When EC2 is used and EC1_GTX_CLK125 is used to clock the EC2 interface, then pull high or low through a 2-10 k $\Omega$ resistor to LV <sub>DD</sub> or GND.	

### Table 19. Ethernet controller pin termination checklist (continued)

- 1. This pin requires an external 1 kΩ pull-down resistor to prevent the PHY from seeing a valid transmit enable before it is actively driven.
- 2. Either of the EC1\_GTX\_CLK125 or EC2\_GTX\_CLK125 can be used to clock both of the EC interfaces in RGMII mode. The selection is through SCFG\_EMIIOCR[GTXCLKSEL].

### NOTE

- RGMII interface has t<sub>SKEW</sub> Rx (t<sub>SKRGT\_RX</sub>) in the range of 1.6 ns to 2.6 ns. Therefore, it's necessary to add a delay of 2.1 ns on board + PHY.
- 2. RGMII interface has  $t_{SKEW}$  Tx ( $t_{SKRGT_TX}$ ) in the range of -0.6 ns to 0.5 ns. Therefore, it's necessary to add a delay of 2.0 ns on board + PHY.

# 5.11 UART recommendations

The T1024 supports two DUART interfaces.

# 5.11.1 UART pin termination recommendations

### Table 20. UART pin termination checklist

Signal name	I/O type	Used	Not used	Completed
UART1_SOUT	0	The functionality of these signals is	These pins can be left unconnected.	
UART1_RTS_B	0	determined by the UART_BASE field in the reset configuration word		
UART1_SIN	I	(RCW[UART_BASE]). If unused, pins can be programmed as GPIOs and output.	If unused, pins can be programmed as GPIOs and output.	
UART1_CTS_B	I		This pin should be pulled high through a 2-10 k $\Omega$ resistor to DV <sub>DD</sub> or else programmed as GPIO and output.	
UART2_SOUT	0		This pin can be left unconnected.	
UART2_RTS_B	0			
UART2_SIN	I		If unused, pins can be programmed as GPIOs and output.	
UART2_CTS_B	I		This pin should be pulled high through a 2-10 k $\Omega$ resistor to DV <sub>DD</sub> or else programmed as GPIO and output.	
UART3_SOUT	0		This pin can be left unconnected.	

Signal name	I/O type	Used	Not used	Completed
UART3_SIN	I		This pin can be programmed as GPIO and output.	
UART4_SOUT	0		This pin can be left unconnected.	
UART4_SIN	I		This pin can be programmed as GPIO and output.	

### Table 20. UART pin termination checklist (continued)

# 5.12 I2C recommendations

The T1024 supports up to four I<sup>2</sup>C interfaces.

# 5.12.1 I2C pin termination recommendations

### Table 21. I2C pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
IIC1_SDA	I/O	Tie these open-drain signals high through	These pins should be pulled high through	
IIC1_SCL	I/O	a nominal 1 k $\Omega$ resistor to DV <sub>DD</sub> . Optimum	a 2-10 k $\Omega$ resistor to DV <sub>DD</sub> .	
IIC2_SDA	I/O	loading of external devices and required		
IIC2_SCL	I/O	operating speed.		
IIC3_SDA	I/O	The functionality of this signal is	If I2C3 is not used, all pins can be	
IIC3_SCL	I/O	determined by the I2C3 field in the reset configuration word (RCW[I2C3]).	programmed as GPIOs and output.	
		Tie these open-drain signals high through a nominal 1 k $\Omega$ resistor to DV <sub>DD</sub> . Optimum pull-up value depends on the capacitive loading of external devices and required operating speed.		
IIC4_SDA	I/O	The functionality of this signal is	If I2C4 is not used, all pins can be	
IIC4_SCL	I/O	determined by the I2C4 field in the reset configuration word (RCW[I2C4]).	programmed as GPIOs and output.	
		Tie these open-drain signals high through a nominal 1 k $\Omega$ resistor to DV <sub>DD</sub> . Optimum pull-up value depends on the capacitive loading of external devices and required operating speed.		

# 5.13 eSDHC recommendations

The T1024 eSDHC interface supports a large variety of devices:

- SDXC cards up to 2 TB of space with UHS-I speed grade
- UHS-I (ultra high speed grade) SDR12, SDR25, SDR50, SDR104, and DDR50

#### Interface recommendations

- UHS-I cards work on 1.8 V signaling
- On-board dual voltage regulators are needed to support UHS-I cards because card initialization happens at 3.3 V and regular operations happen at 1.8 V. The SD controller provides a signal to control the voltage regulator, which is controlled via the SDHC\_VS bit.
- eMMC 4.5 (HS200, DDR)

eMMC DDR at 3.3 V is not supported.

Mode	1 bit s	support	port 4 bit s		8 bit support
	T1024	SD (3.0)	T1024	SD (3.0)	
Default Speed (DS)	Yes	Yes	Yes	Yes	Not supported by SD
High Speed (HS)	Yes	Yes	Yes	Yes	standards or by the
SDR12	No	No	Yes	Yes	11024
SDR25	No	No	Yes	Yes	
SDR50	No	No	Yes	Yes	
SDR104	No	No	Yes	Yes	
DDR50	No	No	Yes	Yes	

### Table 22. Supported SD card modes

### Table 23. Supported MMC/eMMC modes

Mode	1 bit support		4 bit support		8 bit support	
	T1024	eMMC (4.5)	T1024	eMMC (4.5)	T1024	eMMC (4.5)
Default Speed (DS)	Yes	Yes	Yes	Yes	Yes	Yes
High Speed (HS)	Yes	Yes	Yes	Yes	Yes	Yes
HS200	No	No	Yes	Yes	Yes	Yes
DDR (1.8 V)	No	No	Yes	Yes	No	Yes

### 5.13.1 eSDHC pin termination recommendations Table 24. eSDHC pin termination checklist

Signal name	I/O type	Used	Not used	Completed
SDHC_CMD	I/O	This pin should be pulled high through a 10-100 k $\Omega$ resistor to EV <sub>DD</sub> . The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).	Program as GPIO and output.	
SDHC_CLK	0	The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).		
SDHC_DAT[0]	I/O	These pins should be pulled high through 10-100 k $\Omega$ resistors to $\text{EV}_{\text{DD}}.$	Program as GPIO and output.	

Table continues on the next page...

Signal name	I/O type	Used	Not used	Completed
SDHC_DAT[1:3]	I/O	The functionality is determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).	Unused pins should be pulled high through a 10-100 k $\Omega$ resistor to EV <sub>DD</sub> .	
SDHC_DAT[4:7]	I/O	These pins should be pulled high through 10-100 k $\Omega$ resistors to CV <sub>DD</sub> . The functionality is determined by the SPI_BASE field in the reset configuration word (RCW[SPI_BASE]).	Program as GPIOs and output.	
SDHC_CD_B	I	These pins should be pulled high	These pins should be pulled high	
SDHC_WP	I	through 10-100 k $\Omega$ resistors to CV <sub>DD</sub> . The functionality is determined by the SDHC field in the reset configuration word (RCW[SDHC]).	through a 10-100 k $\Omega$ resistor to CV <sub>DD</sub> or program as GPIOs and output.	
SDHC_CMD_DIR	0	These pins should be pulled high	Pins can be programmed for other	
SDHC_DAT0_DIR	0	through 10-100 kΩ resistors to $CV_{DD}$ .	functions or as GPIO and output.	
SDHC_DAT123_DIR	0	SPI_BASE field in the reset configuration word (RCW[SPI_BASE]).		
		direction controls of external voltage translator.		
SDHC_VS	0	These pins should be pulled high through 10-100 k $\Omega$ resistors to O1V <sub>DD</sub> . The functionality is determined by the IRO_BASE and IRO_EXT field in the	Can be left floating or programmed for other function.	
		reset configuration word (RCW[IRQ_BASE] and RCW[IRQ_EXT]).		
		<b>NOTE:</b> External voltage select, to change voltage of external regulator.		
SDHC_CLK_SYNC_IN	1	The functionality is determined by the IRQ_BASE and IRQ_EXT field in the reset configuration word (RCW[IRQ_BASE] and RCW[IRQ_EXT]).	If signal is not used, pin can be programmed for other functions or pulled down using a weak resistor.	
SDHC_CLK_SYNC_O UT	0	The functionality is determined by the SPI_BASE field and SPI_EXT field in the reset configuration word (RCW[SPI_BASE] and RCW[SPI_EXT]).	Can be left floating or programmed for other function.	

### Table 24. eSDHC pin termination checklist (continued)

### NOTE

1. Separate DIR signals are implemented to support card interrupt on DAT1 in single bit mode.

- 2. SDHC\_CLK\_SYNC\_OUT to SDHC\_CLK\_SYNC\_IN connection is required in SDR50 and DDR50 mode only.
- 3. In SDR50 and DDR50 mode, all the input signals are sampled with respect to SDHC\_CLK\_SYNC\_IN.
- 4. SDHC\_CLK\_SYNC\_OUT and SDHC\_CLK\_SYNC\_IN should be routed as close as possible to card with minimum skew, with respect to SD\_CLK.
- 5. When using 8-bit MMC/eMMC configuration,  $EV_{DD}$  and  $CV_{DD}$  should be set at the same voltage.

### 5.13.2 eSDHC system-level recommendations Table 25. eSDHC system-level checklist





Table 25. eSDHC system-level checklist (continued)

Table continues on the next page ...

#### Interface recommendations



### Table 25. eSDHC system-level checklist (continued)



### Table 25. eSDHC system-level checklist

# 5.14 eSPI recommendations

The T1024 serial peripheral interface (SPI) pins are powered from CV<sub>DD</sub> supply, which supports 1.8 V and 3.3 V.

# 5.14.1 eSPI pin termination recommendations

Signal name	I/O type	Used	Not used	Completed
SPI_MISO	I	—	This pin should be pulled high through a 2-10 k $\Omega$ resistor to $CV_{DD}.$	
SPI_MOSI	I/O	—	This pin should be pulled high through a 2-10 k $\Omega$ resistor to $CV_{DD}.$	
SPI_CLK	0	_	This pin may be left unconnected.	
SPI_CS[0:3]_B	0	The functionality of this signal is determined by the SPI_BASE field in the reset configuration (RCW[SPI_BASE]).	These pins may be left unconnected.	

### Table 26. eSPI pin termination checklist

# 5.15 USB recommendations

### 5.15.1 USB pin termination recommendations Table 27. USB pin termination checklist

Signal Name	I/O type	Used	Not used	Completed	
USB1_UDP	I/O		This pin may be left unconnected.		
USB1_UDM	I/O		This pin may be left unconnected.		
USB1_VBUSCLMP	I	A divider network is required on this signal. See USB divider network.	This pin should be pulled low through a 1 $k\Omega$ resistor to GND.		
USB1_UID	I	_	This pin should be pulled low through a 1 $k\Omega$ resistor to GND.		
USB1_DRVVBUS	0	A divider network is required on this signal. See USB divider network.	This pin may be left unconnected.		
USB1_PWR_FAUL T	I	—	This pin should be pulled low through a 1 $k\Omega$ resistor to GND.		
USB2_UDP	I/O		This pin may be left unconnected.		
USB2_UDM	I/O		This pin may be left unconnected.		
USB2_VBUSCLMP	I	A divider network is required on this signal. See USB divider network.	This pin should be pulled low through a 1 $k\Omega$ resistor to GND.		
USB2_UID	I	—	This pin should be pulled low through a 1 $k\Omega$ resistor to GND.		
USB2_DRVVBUS	0	A divider network is required on this signal. See USB divider network.	This pin may be left unconnected.		
USB2_PWR_FAUL T	I	_	This pin should be pulled low through a 1 k $\Omega$ resistor to GND.		
USB_IBIAS_REXT	I/O	Connect as shown in following figure. Keep filter components close to the SoC pin as much as possible. IBIAS_REXT $\sim$ 10 k $\Omega$ +/-1% $\sim$ VSS	This pin may be left unconnected.		
USBCLK <sup>1</sup>	1	Connect to 24 MHz clock oscillator. USBCLK is on $O1V_{DD}$ power domain (1.8 V). Spread spectrum clocking is not supported.	This pin should be pulled low through a 2-10 k $\Omega$ resistor to GND.		

1. USB PHY can optionally be provided reference clock generated internally from system clock. In that case, USBCLK is unused and must be pulled low through a 2-10 k $\Omega$  resistor to GND.

#### Interface recommendations

# 5.15.2 USB divider network

This figure shows the required divider network for the VBUS interface for the chip. Additional requirements for the external components are:

- Both resistors require 1% accuracy and a current capability of up to 1 mA. They must both have the same temperature coefficient and accuracy.
- The zener diode must have a value of 5-5.25 V.
- The 0.6 V diode requires an  $I_F = 10 \text{ mA}$ ,  $I_R < 500 \text{ nA}$  and  $V_{F(Max)} = 0.8 \text{ V}$ . If the USB PHY does not support OTG mode, this diode can be removed from the schematic or made a DNP component.



Figure 13. Divider network at VBUS

# 5.16 GPIO recommendations

### 5.16.1 GPIO pin termination recommendations Table 28. GPIO pin termination checklist

Signal Name	I/O type	Used Not used		Used Not used		Completed
GPIO1[9:12]	I/O	The functionality of these signals is determined by the IFC_GRP_[a]_BASE fields in the reset configuration word (RCW).	These pins should be pulled high through 2-10 k $\Omega$ resistors to OV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.			
GPIO1[13]	0	The functionality of this signal is determined by the ASLEEP field in the reset configuration word (RCW[ASLEEP]).	This pin should be pulled high through a 2-10 k $\Omega$ resistor to O1V <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.			
GPIO1[14]	I/O	The functionality of this signal is determined by the RTC field in the reset configuration word (RCW[RTC]).	This pin should be pulled high through a 2-10 k $\Omega$ resistor to OV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.			

Signal Name	I/O type	Used	Not used	Completed
GPIO1[15:22]	I/O	The functionality of these signals is determined by the UART_BASE field in the reset configuration word (RCW[UART_BASE]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO1[23:31]	I/O	The functionality of these signals is determined by the IRQ_BASE field in the reset configuration word (RCW[IRQ_BASE]).	GPIO1[23:31] can be pulled high through a 2-10 k $\Omega$ resistor to their respective power supply domain or can be left floating if configured as outputs via the GPIO_GPDIR register. For pin power supply domain, refer to pinout list table of QorIQ T1024 datasheet.	
GPIO2[0:3]	I/O	The functionality of these signals is determined by the SPI_BASE field in the reset configuration word (RCW[SPI_BASE]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to CV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO2[4:9]	I/O	The functionality of these signals are determined by the SDHC_BASE field in the reset configuration word (RCW[SDHC_BASE]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to EV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO2[10:15], GPIO2[25:31]	I/O	The functionality of these signals is determined by the IFC_GRP_[a]_BASE fields in the reset configuration word.	These pins should be pulled high through 2-10 k $\Omega$ resistors to OV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO3[0:7]	I/O	The functionality of these signals is determined by the 1588 field in the reset configuration word (RCW[1588]).	These pins should be pulled high through 2-10k $\Omega$ resistors to LV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO3[8:23]	I/O	The functionality of these signals is determined by the EC1 field in the reset configuration word (RCW[EC1]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to L1V <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO3[24:31]	I/O	The functionality of these signals is determined by the EC2 field in the reset configuration word (RCW[EC2]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to LV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO4[0:1]	I/O	The functionality of these signals is determined by the I2C3 field in the reset configuration word (RCW[I2C3]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO4[2:3]	I/O	The functionality of these signals is determined by the I2C4 field in the reset configuration word (RCW[I2C4]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO4[4:6]	I/O	The functionality of these signals is determined by the DMA1 field in the reset configuration word (RCW[DMA1]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	
GPIO4[7:9]	I/O	The functionality of these signals is determined by the DMA2 field in the reset configuration word (RCW[DMA2]).	These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> or can be left floating if configured as outputs via the GPIO_GPDIR register.	

# 5.17 Debug and reserved pin recommendations

### 5.17.1 Debug and reserved pin termination recommendations Table 29. Debug and test pin termination checklist

Signal Name	I/O type	Used	Not used	Completed		
ASLEEP	0	The functionality of this signal is determined by the ASLEEP field in the reset configuration word (RCW[ASLEEP]).				
SCAN_MODE_B	I	This is a test signal for factory use only to $O1V_{DD}$ for normal device operation.	and must be pulled up (100 $\Omega$ to 1 k $\Omega)$			
TEST_SEL_B	I	This pin must be pulled to $O1V_{DD}$ throu core T1024 and tied to ground for a sin	gh a 100 Ω to 1 kΩ resistor for a two- gle-core T1014 device.			
EVT_B[0:4]	I/O	<ul> <li>Debug event.</li> <li>1. EVT_B[2]: Functions as POWER_EN output in deep sleep. See Power Management pin termination recommendations.</li> <li>2. EVT_B[3]: Functions as POWER_OK pin input in deep sleep. See Power Management pin termination recommendations.</li> </ul>				
EVT_B[5:6]	I/O	The functionality of these signals is determined by the I2C4 field in the reset configuration word (RCW[I2C4]). These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> .				
EVT_B[7:8]	I/O	The functionality of these signals is determined by the DMA2 field in the reset configuration word (RCW[DMA2]). These pins should be pulled high through 2-10 k $\Omega$ resistors to DV <sub>DD</sub> .				
EVT_B[9]	I/O	The functionality of this signal is determined by the IRQ_OUT field in the reset configuration word (RCW[IRQ_OUT]). EVT_B[9] functions as isolation enable output during deep sleep. For details, see Power Management pin termination recommendations.	This pin should be pulled high through 2-10 k $\Omega$ resistors to O1V <sub>DD</sub> .			
CKSTP_OUT_B	0	This pin is an open drain signal and should be pulled high through a 2-10 k $\Omega$ resistor to OV <sub>DD</sub> .				
FA_VL	—	Reserved. This pin must be pulled to gr	ound (GND).			
PROG_MTR	_	Reserved. This pin must be pulled to gr	round (GND).			
FA_ANALOG_G_V	—	Reserved. This pin must be pulled to gr	ound (GND).			
FA_ANALOG_PIN	_	Reserved. This pin must be pulled to gr	round (GND).			
TH_TPA	_	Do not connect. This pin should be left floating.				
TD1_ANODE		Connect as required.	Tie to GND if not used.			

Table continues on the next page ...

### Table 29. Debug and test pin termination checklist (continued)

Signal Name	I/O type	Used	Not used	Completed
TD1_CATHODE	—	Connect as required.	Tie to GND if not used.	

1. The direction of EVT[5:7] is controlled by EPEVTCR8 instead of EPEVTCR[5:7].

# 5.18 Platform trust recommendations

#### 5.18.1 Platform trust pin termination recommendations Table 30. Trust pin termination checklist

Signal Name	I/O type	Used	Not used	Completed
TMP_DETECT_B	Ι	If a tamper sensor is used, it must maintain the signal at the specified voltage (1.8 V) until a tamper is detected. A 1 k $\Omega$ pull-down resistor is strongly recommended.	This pin should be pulled high through a 2-10 $k\Omega$ resistor to $OV_{DD}.$	

# 5.19 Clock recommendations

#### 5.19.1 **Clock pin termination recommendations**

# llood Т 1/O type Not used Completed

### Table 31. Clock pin termination checklist

Signal Name		Used	Not used	Completed
EC1_GTX_CLK125	I	For gigabit operation, connect to a 125 MHz clock source or connect to PHY.	If EC1 is not used, this pin can be programmed as GPIO and output.	
		T1024 has a duty cycle reshaper built in the RGMII block. This allows the clock from RGMII PHY to be used.		
EC2_GTX_CLK125	I	For gigabit operation, connect to a 125 MHz clock source or connect to PHY.	If EC2 is not used, this pin can be programmed as GPIO and output.	
		T1024 has a duty cycle reshaper inbuilt in RGMII block which allows clock from RGMII PHY to be used.		
CLK_OUT	0	CLK_OUT is for monitoring purposes only. Connect to test point to aid debug.	This pin may be left unconnected.	
RTC	I	Alternative time-base clock to the platform clock. For more details, see the <i>e5500 Core Reference Manual</i> .	This pin can be programmed as GPIO and output.	

Table continues on the next page ...

#### QorlQ T1024 Family Design Checklist, Rev. 3, 05/2018

Г

Signal Name	I/O type	Used	Not used	Completed
		The functionality of this signal is determined by the RTC field in the reset configuration word (RCW[RTC]).		
SYSCLK	I	This is the single ended primary clock input to the chip and supports a 64-133.3 MHz clock range. 64 MHz SYSCLK reference frequency support is specifically for Profibus support on QUICC Engine.	This pin should be pulled low through a 2-10 k $\Omega$ resistor to GND. <sup>1</sup>	
DDRCLK	I	Reference clock for DDR controller, supports 64-133.3 MHz input clock range.	This pin should be pulled low through a 2-10 k $\Omega$ resistor to GND. <sup>2</sup>	
DIFF_SYSCLK/ DIFF_SYSCLK_B	I	These pins are the differential primary clock input to the chip and support 100 MHz only. When used, these pins should be connected to a 100 MHz differential clock generator.	These pins should be pulled low through 2-10 k $\Omega$ resistors to GND or they can be left floating. <sup>3</sup>	
USBCLK	I	This pin should be connected to a 24 MHz clock source.	This pin should be pulled low through a 2-10 k $\Omega$ resistor to GND. <sup>4</sup>	

### Table 31. Clock pin termination checklist (continued)

- In the "Single Oscillator Source" Reference Clock Mode supported by T1024, DIFF\_SYSCLK/DIFF\_SYSCLK\_B (differential) clock inputs are used as primary clock input and SYSCLK is unused. Power-on-config signal *cfg\_eng\_use0* selects between SYSCLK (single ended) and DIFF\_SYSCLK/DIFF\_SYSCLK\_B (differential) clock inputs.
- In the "Single Oscillator Source" Reference Clock mode, DIFF\_SYSCLK/DIFF\_SYSCLK\_B clock inputs can be selected to feed the DDR PLL. RCW bits [DDR\_REFCLK\_SEL] are used for this selection and DDRCLK is unused.
- 3. When SYSCLK is chosen as the primary clock input to the chip, these pins are unused.
- Control bits in USB PHY registers can be programmed to select USB reference clock generated internally from system clock. A divide by 5 logic is used to obtain 20 MHz reference to USB PHY. This requires system clock to be 100 MHz. USBCLK is unused.

# 5.19.2 Clocking system-level recommendations

### Table 32. Clocking system-level checklist

Item	Completed
"Single Oscillator Source" Reference Clock Mode	
<ul> <li>In this clocking mode, DIFF_SYSCLK/DIFF_SYSCLK_B (differential) clock inputs are used as primary clock input and SYSCLK is unused. Power-on-config signal <i>cfg_eng_use0</i> selects between SYSCLK (single ended) and DIFF_SYSCLK/DIFF_SYSCLK_B (differential) clock inputs.</li> <li>DIFF_SYSCLK/DIFF_SYSCLK/DIFF_SYSCLK_B clock inputs can be selected to feed the DDR PLL and DDRCLK is unused. RCW bits RCW[DDR_REFCLK_SEL] are used for this selection.</li> <li>USB PHY is provided reference clock generated internally from system clock. A divide by 5 logic is used to generate 20MHz reference clock for USB PHY in this mode. Control bits for programmable divider are specified in USB registers.</li> <li>RCW[DDR_REFCLK_SEL] bit is used to select clock input (DIFF_SYSCLK or DDRCLK) to the DDR PLL.</li> </ul>	



 Table 32.
 Clocking system-level checklist (continued)



### Table 32. Clocking system-level checklist

### 5.19.2.1 DIFF\_SYSCLK/DIFF\_SYSCLK\_B system-level recommendations Table 33. DIFF\_SYSCLK/DIFF\_SYSCLK\_B system-level checklist







# Table 33. DIFF\_SYSCLK/DIFF\_SYSCLK\_B system-level checklist (continued)



Interface recommendations

## 5.19.3 System clocking

This section describes the PLL configuration of the chip.

### 5.19.3.1 PLL characteristics

Characteristics of the chip's PLLs include the following:

- There is a core cluster PLL that generates a clock for each core cluster from the externally supplied SYSCLK input.
  - Core cluster Group A PLL
  - The frequency ratio between the core cluster PLL and SYSCLK is selected using the configuration bits as described in Core cluster to SYSCLK PLL ratio. The frequency for each core cluster is selected using the configuration bits as described in Table 38.
- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Platform to SYSCLK PLL ratio.
- Cluster group A generates an asynchronous clock for eSDHC SDR mode from CGA PLL, described in eSDHC SDR mode clock select.
- The DDR block PLL generates an asynchronous DDR clock from the externally supplied DDRCLK input. The frequency ratio is selected using the Memory Controller Complex PLL multiplier/ratio configuration bits as described in DDR controller PLL ratios.
- SerDes block has two PLLs that generate a core clock from their respective externally supplied SD1\_REF\_CLK*n*\_P/SD1\_REF\_CLK*n*\_N inputs. The frequency ratio is selected using the SerDes PLL RCW configuration bits as described in SerDes PLL ratio.
- When using Single Oscillator Source clocking mode, a single onboard oscillator can provide the reference clock (100 MHz) to all the PLLs (that is, Platform PLL, Core Cluster PLLs, DDR PLL, USB PLL and SerDes PLLs).

### 5.19.3.2 Clock ranges

This table provides the clocking specifications for the processor core, platform, memory, and integrated flash controller.

Characteristic	Maximum processor core frequency						Unit	Notes
	1000 MHz		1200 MHz		1400 MHz			
	Min	Max	Min	Max	Min	Max		
Core cluster group PLL frequency	1000	1000	1000	1200	1000	1400	MHz	1, 2
Core cluster frequency	500	1000	500	1200	500	1400	MHz	2
Platform clock frequency	256	400	256	400	256	400	MHz	1, 6
Memory bus clock frequency (DDR3L)	500	800	500	800	500	800	MHz	1, 3, 4
Memory bus clock frequency (DDR4)	625	800	625	800	625	800	MHz	1, 3, 4
IFC clock frequency	_	100	_	100	—	100	MHz	5
FMAN	500	500	500	600	500	700	MHz	—

 Table 34.
 Processor, platform, and memory clocking specifications

1. **Caution:**The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or minimum operating frequencies

2. The core cluster runs at cluster group A PLL. The core cluster group A PLL minimum frequency is 1000 MHz. With a minimum cluster group PLL frequency of 1000 MHz, this results in a minimum allowable core cluster frequency of 500 MHz. Frequency provided to the e5500 cluster after any dividers must always be greater than or equal to the platform frequency. For the case of the platform frequency = 400 MHz, the minimum core cluster frequency is 500 MHz.

Characteristic	Maximum processor core frequency				Unit	Notes		
	1000 MHz		1200 MHz		1400 MHz			
	Min	Max	Min	Max	Min	Max		
3. The memory bus clock speed is half the DD	R3L/DDR	4 data rat	te.					
4. The memory bus clock speed is dictated by its own PLL.								
5. The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock (platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more information.								
6. The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for high- speed interfaces.								
7. "Single Oscillator Source" Reference clock mode supports differential reference clock pair frequency of 100 MHz.								

#### 5.19.3.2.1 **DDR clock ranges**

The DDR memory controller can run only in asynchronous mode, where the memory bus is clocked with the clock provided on the DDRCLK input pin, which has its own dedicated PLL.

This table provides the clocking specifications for the memory bus.

### Table 35. Memory bus clocking specifications

Chara	cteristic	Min	Max	Unit	Notes
Memory bus clock	DDR3L	500	800	MHz	1, 2, 3, 4
frequency	DDR4	625	800		
Notes:		•	•	•	•

1. Caution: The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting SYSCLK frequency, core frequency, and platform frequency do not exceed their respective maximum or minimum operating frequencies. See Platform to SYSCLK PLL ratio, Core cluster to SYSCLK PLL ratio, and DDR controller PLL ratios for ratio settings.

2. The memory bus clock refers to the chip's memory controllers' D1\_MCK[0:1] and D1\_MCK[0:1]\_B output clocks, running at half of the DDR data rate.

3. The memory bus clock speed is dictated by its own PLL. See DDR controller PLL ratios.

4. The minimum frequency supported by DDR4 is 1250 MT/s.

#### Platform to SYSCLK PLL ratio 5.19.3.3

This table lists the allowed platform clock to SYSCLK ratios.

Because the DDR operates asynchronously, the memory-bus clock frequency is decoupled from the platform bus frequency.

For all valid platform frequencies supported on this chip, set the RCW Configuration field SYS\_PLL\_CFG = 0b00.

### Table 36. Platform to SYSCLK PLL ratios

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0011	3:1

Table continues on the next page ...

Table 36.	Platform to SYSCLK PLL ratios
	(continued)

Binary Value of SYS_PLL_RAT	Platform:SYSCLK Ratio
0_0100	4:1
0_0101	5:1
0_0110	6:1
0_0111	7:1
0_1000	8:1
0_1001	9:1
All Others	Reserved

### 5.19.3.4 Core cluster to SYSCLK PLL ratio

The clock ratio between SYSCLK and each of the core cluster PLLs is determined by the binary value of the RCW Configuration field CGA\_PLLn\_RAT. This table describes the supported ratios. For all valid core cluster frequencies supported on this chip, set the RCW Configuration field CGA\_PLLn\_CFG = 0b00.

This table lists the supported asynchronous core cluster to SYSCLK ratios.

Binary value of CGA_PLLn_RAT(n=1 or 2)	Core cluster:SYSCLK Ratio
00_0110	6:1
00_0111	7:1
00_1000	8:1
00_1001	9:1
00_1010	10:1
00_1011	11:1
00_1100	12:1
00_1101	13:1
00_1110	14:1
00_1111	15:1
01_0000	16:1
01_0010	18:1
01_0100	20:1
01_0110	22:1
01_1001	25:1
01_1010	26:1
01_1011	27:1
All others	Reserved

Table 37. Core cluster PLL to SYSCLK ratios

### 5.19.3.5 Core complex PLL select

The clock frequency of each core cluster is determined by the binary value of the RCW Configuration field Cn\_PLL\_SEL. These tables describe the selections available to each core cluster, where each individual core cluster can select a frequency from their respective tables.

#### NOTE

There is a restriction that requires that the frequency provided to the e5500 core cluster after any dividers must always be greater than half of the platform frequency. Special care must be used when selecting the /2 outputs of a cluster PLL in which this restriction is observed.

Binary Value of Cn_PLL_SEL for n=1-4	Core cluster ratio
0000	CGA PLL1 /1
0001	CGA PLL1 /2
All Others	Reserved

### 5.19.3.6 DDR controller PLL ratios

The DDR memory controller operates asynchronous to the platform.

In asynchronous DDR mode, the DDR data rate to DDRCLK ratios supported are listed in the following table. This ratio is determined by the binary value of the RCW Configuration field MEM\_PLL\_RAT (bits 10-15).

The RCW Configuration field MEM\_PLL\_CFG (bits 8-9) must be set to MEM\_PLL\_CFG = 0b00 for all valid DDR PLL reference clock frequencies supported on this chip.

Binary value of MEM_PLL_RAT	DDR data-rate:DDRCLK ratio	Maximum supported DDR data-rate (MT/s)
00_1000	8:1	1066
00_1010	10:1	1333
00_1011	11:1	1465
00_1100	12:1	1600
00_1101	13:1	1300
00_1110	14:1	1400
00_1111	15:1	1500
01_0000	16:1	1600
1_0100	20:1	1333
1_1000	24:1	1600
All Others	Reserved	—

Table 39.DDR clock ratio

### 5.19.3.7 SerDes PLL ratio

The clock ratio between each of the two SerDes PLLs and their respective externally supplied SD1\_REF\_CLKn\_P/ SD1\_REF\_CLKn\_N inputs is determined by a set of RCW Configuration fields (SRDS\_PRTCL\_S1, SRDS\_PLL\_REF\_CLK\_SEL\_S1, and SRDS\_DIV\_\*\_S1), as shown in this table.

SerDes protocol (given lane)	Valid reference clock frequency	Legal setting for SRDS_PRTCL_S1	Legal setting for SRDS_PLL_RE F_CLK_SEL_S1	Legal setting for SRDS_DIV_*_S1	Notes
	Hi	gh-speed serial interfaces	6		
PCI Express 2.5 Gbps	100 MHz	Any PCIe	0b0: 100 MHz	2b10: 2.5 G	1
(doesn't negotiate upwards)	125 MHz		0b1: 125 MHz		1
PCI Express 5 Gbps	100 MHz	Any PCIe	0b0: 100 MHz	2b01: 5.0 G	1
(can negotiate up to 5 Gbps)	125 MHz		0b1: 125 MHz		1
SATA (1.5 or 3 Gbps)	100 MHz	SATA	0b0: 100 MHz	Don't care	2
	125 MHz		0b1: 125 MHz		
Debug (2.5 Gbps)	100 MHz	Aurora @ 2.5 or 5 Gbps	0b0: 100 MHz	0b1: 2.5 G	-
	125 MHz		0b1: 125 MHz		-
Debug (5 Gbps)	100 MHz	Aurora @ 2.5 or 5 Gbps	0b0: 100 MHz	0b0: 5.0 G	-
	125 MHz		0b1: 125 MHz		-
		Networking interfaces		•	
SGMII (1.25 Gbps)	100 MHz	SGMII @ 1.25 Gbps	0b0: 100 MHz	Don't care	-
	125 MHz	1000Base-KX @ 1.25 Gbps	0b1: 125 MHz		-
QSGMII (5.0 Gbps)	100 MHz	Any QSGMII	0b0: 100 MHz	0b0: 5.0 G	-
	125 MHz		0b1: 125 MHz	]	-
2.5G SGMII (3.125 Gbps)	125 MHz	SGMII @ 3.125 Gbps	0b0: 125 MHz	Don't care	-
XFI (10.3125 Gbps)	156.25 MHz	XFI @ 10.3125 Gbps	0b0: 156.25 MHz	Don't care	-

### Table 40. Valid SerDes RCW encodings and reference clocks

1. A spread-spectrum reference clock is permitted for PCI Express. However, if any other high-speed interface, such as SATA, SGMII, QSGMII, 1000Base-KX, or Aurora is used concurrently on the same SerDes PLL, spread-spectrum clocking is not permitted.

2. SerDes lanes configured as SATA initially operate at 3.0 Gbps. A 1.5 Gbps operation may later be enabled through the SATA IP itself. It is possible for software to set each SATA at different rate.

### 5.19.3.8 eSDHC SDR mode clock select

The eSDHC SDR mode is asynchronous to the platform.

This table describes the clocking options that may be applied to the eSDHC SDR mode. The clock selection is determined by the binary value of the RCW Clocking Configuration field HWA\_CGA\_M1\_CLK\_SEL.

Binary value of HWA_CGA_M1_CLK_SEL	eSDHC SDR mode frequency <sup>1</sup>
0b000	Reserved
0b001	Cluster group A PLL 1/1
0b010	Cluster group A PLL 1/2
0b011	Cluster group A PLL 1/3
0b100	Cluster group A PLL 1/4

### Table 41. eSDHC SDR mode clock select

Table continues on the next page ...

Table 41. eSDHC SDR mode clock select (co	ntinued)
---	----------

Binary value of HWA_CGA_M1_CLK_SEL	eSDHC SDR mode frequency <sup>1</sup>				
0b101	Reserved				
Notes:					
1. For asynchronous mode max frequency, see the "Processor clocking specifications" table in the chip reference manual.					
2. For SDR104 and HS200 modes, CGA1 PLL should be see	et to provide a minimum of 1200 MHz.				
3. For SDR50 mode, cluster PLL should be set to provide a	minimum of 600 MHz.				

### 5.19.3.9 Frequency options

This section discusses interface frequency options.

#### SYSCLK and core cluster frequency options 5.19.3.9.1

This table shows the expected frequency options for SYSCLK and core cluster frequencies.

### Table 42. SYSCLK and core cluster frequency options

Core cluster:	SYSCLK (MHz)						
SYSCLK Ratio	64.00	66.67	100.00	125.00	133.33		
		Core	cluster Frequency	(MHz) <sup>1</sup>			
6:1							
7:1							
8:1				1000	1067		
9:1				1125	1200		
10:1			1000	1250	1333		
11:1			1100	1375			
12:1			1200				
13:1			1300				
14:1			1400				
15:1		1000					
16:1	1024	1067					
18:1	1152	1200					
20:1	1280	1333					
21:1	1344	1400					
Notes:							

Core cluster frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed).

2. When using single source clocking, only 100 MHz input is available.

#### 5.19.3.9.2 SYSCLK and platform frequency options

This table shows the expected frequency options for SYSCLK and platform frequencies.

### Table 43. SYSCLK and platform frequency options

Platform: SYSCLK		SYSCLK (MHz)					
Ratio	64.00	66.67	100.00	125.00	133.33		
		Plat	form Frequency (N	/Hz) <sup>1</sup>	-		
3:1			300	375	400		
4:1	256	267	400				
5:1	320	333					
6:1	384	400					
7:1							
8:1							
9:1							
Notes:							
1. Platform frequency values are shown rounded down to the nearest whole number (decimal place accuracy removed).							
2. When using single sour	ce clocking, only 10	0 MHz options are v	alid.				

### 5.19.3.9.3 DDRCLK and DDR data rate frequency options

This table shows the expected frequency options for DDRCLK and DDR data rate frequencies.

Table 44.	DDRCLK and DDR	data rate frec	uency options
		uutu 1000 1100	

DDR data rate:		DDRCLK (MHz)							
DDRCLK Ratio	64.00	66.67	100.00	125.00	133.33				
		DDR Data Rate (MT/s) <sup>1</sup>							
8:1				1000	1066				
10:1			1000	1250	1333				
11:1			1100	1375	1465				
12:1			1200	1500	1600				
13:1			1300						
14:1			1400						
15:1		1000	1500						
16:1	1024	1067	1600						
20:1	1280	1333							
24:1	1536	1600							
Notes:	•	·							
1. DDR data rate values are shown rounded up to the nearest whole number (decimal place accuracy removed).									

2. When using single source clocking, only 100 MHz options are available.

3. The minimum frequency supported by DDR4 is 1250 MT/s.

### 5.19.3.9.4 SYSCLK and eSDHC high speed modes frequency options

These table shows the expected frequency options for SYSCLK and eSDHC high speed modes.

# Table 45. SYSCLK and eSDHC high speed mode frequency options (clocked by CGA PLL1 / 1)

Core cluster:			SYSCLK (MHz)			
SYSCLK ratio	64.00	66.67	100.00	125.00	133.33	
		Res	ultant frequency (N	IHz) <sup>1</sup>	•	
9:1					1200	
12:1			1200			
18:1	1152	1200				
Notes:						
1. Resultant frequency	1. Resultant frequency values are shown rounded up to the nearest whole number (decimal place accuracy removed).					

2. For low speed operation, eSDHC is clocked from platform PLL and does not use CGA PLL.

### 5.19.3.9.5 Minimum platform frequency requirements for high-speed interfaces

The platform clock frequency must be considered for proper operation of high-speed interfaces as described below:

- 1. The platform clock frequency must be equal to 400 MHz for PCI Express Gen 2.
- 2. For proper PCI Express operation, the platform clock frequency must be greater than or equal to:

527 MHz x (PCI Express link width)

#### 8

### Figure 21. Gen 1 PEX minimum platform frequency

527 MHz x (PCI Express link width)

#### 4

### Figure 22. Gen 2 PEX minimum platform frequency

See section "Link Width," in the chip reference manual for PCI Express interface width details. Note that "PCI Express link width" in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection. It refers to the widest port in use, not the combined width of the number ports in use.

# 5.20 System control recommendations

# 5.20.1 System control pin termination recommendations

Signal Name	I/O type	Used	Not used	Completed
PORESET_B	I	This pin is required to be asserted as per relation to minimum assertion time and d input-only pin and must be asserted to sa	the applicable chip data sheet, in uring power-up and power-down. It is an ample power-on configuration pins.	

 Table 46.
 System Control pin termination checklist

Table continues on the next page ...

Signal Name	I/O type	Used	Not used	Completed
HRESET_B	I/O	This pin is an open drain signal and shown resistor to $O1V_{DD}$ .	uld be pulled high through a 2-10 $k\Omega$	
RESET_REQ_B	0	Must not be pulled down during power- on reset.	This pin should be pulled high through a 2-10 k $\Omega$ resistor to O1V <sub>DD</sub> and must not be pulled down during power-on reset.	

### Table 46. System Control pin termination checklist (continued)

#### NOTE

- If on-board programming of NOR boot flash, NAND boot flash, SPI boot flash, or SD card is needed. Then an option should be kept (may be via a jumper) to keep PORESET\_B and RESET\_REQ\_B disconnected from each other. Booting from a blank NOR, NAND, or SPI flash causes a pre-boot error, which causes assertion of RESET\_REQ\_B. When RESET\_REQ\_B is connected with PORESET\_B, then the device goes into a recurring reset loop and does not provide enough time for JTAG to take control of the device and perform any operation.
- 2. For RCW override, RESET\_REQ\_B should be disconnected from PORESET\_B or HRESET\_B. An option on board is required.
- 3. HRESET\_B from COP connector should be connected to PORESET\_B of the chip as recommended in the JTAG connection diagram.
- 4. PORESET\_B should be asserted zero during the JTAG boundary scan operation and is required to be controllable on board.
- 5. Use of PORESET\_B is recommended. HRESET\_B should be used for debug purposes only.
- 6. HRESET\_B input must not be asserted during deep sleep mode.

# 5.21 JTAG recommendations

### 5.21.1 JTAG pin termination recommendations Table 47. JTAG pin termination checklist

Signal name	I/O type	Used	Not used	Completed
тск	I	Connect to pin 7 of the COP connector. This pin requires a 2-10 k $\Omega$ resistor to $OV_{DD}$ .	This pin should be pulled high through a 2-10 k $\Omega$ resistor to OV <sub>DD</sub> . This prevents TCK changing states and clocking data into the chip.	
TDI	I	This pin has a weak internal pull-up P- FET that is always enabled. Connect to pin 3 of the COP connector.	This pin may be left unconnected.	
TDO	0	Connect to pin 1 of the COP connector.	This pin may be left unconnected.	
TMS	I	This pin has a weak internal pull-up P- FET that is always enabled. Connect to pin 9 of the COP connector.	This pin may be left unconnected.	
TRST_B	I	Connect as shown in Figure 23.	TRST_B should be tied to PORESET_B through a 0 $\Omega$ resistor.	

# 5.21.2 JTAG system-level recommendations

### Table 48. JTAG system-level checklist

			Item	Completed			
		C	COP signal interface to JTAG port				
Configure the group of sy	ystem contr	ol pins as	shown in Figure 23.				
NOTE: These pins mus because most h	t be mainta ave asynch	ined at a ironous be	valid deasserted state under normal operating conditions ehavior and spurious assertion gives unpredictable results.				
The COP function of thes hardware and debugging interface connects prima signals. The COP port re control the processor. If t timers, power supply failu signals with logic.	The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert PORESET_B or TRST_B in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.						
			Boundary-scan testing				
Ensure that TRST_B is a interfere with normal chip <b>NOTE:</b> While the TAP or generally system	operation. controller cans assert T	ring powe In be force RST_B du	r-on reset flow to ensure that the JTAG boundary logic does not ed to the reset state using only the TCK and TMS signals, uring the power-on reset flow. Simply tying TRST_B to				
PORESEI_B is chip processor (	not practic COP), whic	al becaus ch implem	e the JTAG interface is also used for accessing the common on- ents the debug interface to the chip.				
Follow the arrangement s independently while ensu	shown in Fi uring that th	gure 23 to le target c	allow the COP port to assert PORESET_B or TRST_B an drive PORESET_B, as well.				
The COP interface has a standard header, shown in the following figure, for connection to the target system and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key. There is no standardized way to number the COP header, so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in this figure is common to all known emulators.							
COP_TDO	1	2	NC				
COP_TDI	3	4	COP_TRST_B				
NC	5	6	COP_VDD_SENSE				
COP_TCK	7	8	COP_CHKSTP_IN_B				
COP_TMS	9	10	NC				
COP_SRESET_B	11	12	NC				
COP_HRESET_B	13	KEY No pin					
COP_CHKSTP_OUT_B	15	16	GND				

Table 48.	JTAG s	ystem-level	checklist
-----------	--------	-------------	-----------

	Item	Completed
NOTE:	The COP header adds many benefits such as breakpoints, watch points, register and memory examination/modification, and other standard debugger features. An inexpensive option is to leave the COP header unpopulated until needed.	

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 23. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions, as most have asynchronous behavior and spurious assertion gives unpredictable results.



#### Notes:

- 1. The COP port and target board should be able to independently assert PORESET\_B and TRST\_B to the processor in order to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a no-connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST\_B line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting HRESET\_B causes a hard reset on the device
- 7. This is an open-drain output gate.

### Figure 23. JTAG interface connection

# 6 Thermal recommendations

# 6.1 Recommended thermal model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local NXP sales office.

# 6.2 Thermal system-level recommendations

Proper thermal control design is primarily dependent on the system level design-the heat sink, airflow and thermal interface material.



### Table 49. Thermal system-level checklist

Table continues on the next page...

### Table 49. Thermal system-level checklist (continued)

Item	Completed
Ensure the method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board.	
A thermal simulation is required to determine the performance in the application. <sup>4</sup>	

- 1. The system board designer can choose among several types of commercially available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly and cost.
- 2. The performance of the thermal interface materials improves with increased contact pressure; the thermal interface vendor generally provides a performance characteristic to guide improved performance.
- 3. The system board designer can choose among several types of commercially available thermal interface materials.
- 4. A Flotherm model of the part is available.

# 6.3 Internal package conduction resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance

This figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

#### T1023 design recommendations



(Note the internal versus external package resistance)

### Figure 24. Package with heat sink mounted to a printed-circuit board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

# 7 T1023 design recommendations

If you are using the T1023, the following sections provide necessary feature and other differences.

# 7.1 Introduction

The QorIQ T1023 advanced, multicore processor combines two, e5500 Power Architecture® processor cores with highperformance datapath acceleration logic and network and peripheral bus interfaces required for networking, telecom/ datacom, wireless infrastructure, and mil/aerospace applications.

This figure shows the major functional units within the T1023.



Figure 25. T1023 block diagram

This figure shows the major functional units within the T1013, which is a single core personality of the T1023.

![](_page_60_Figure_4.jpeg)

### Figure 26. T1013 block diagram

This figure shows the major functional units within the T1014, which is single core personality of the T1024.

![](_page_61_Figure_1.jpeg)

Figure 27. T1014 block diagram

# 7.2 Overview of differences

### Table 50. Comparison between T1024, T1014, T1023 and T1013

Feature	T1024	T1014	T1023	T1013	
Peripherals					
CPU	2 x e5500	1 x e5500	2 x e5500	1 x e5500	
Ethernet interface options	1× 5 Gbps QSGMII	1× 5 Gbps QSGMII	1× 5 Gbps QSGMII	1× 5 Gbps QSGMII	
	3x 2.5 Gbps SGMII	3x 2.5 Gbps SGMII	3x 2.5 Gbps SGMII	3x 2.5 Gbps SGMII	
	3x 1 Gbps SGMII	3x 1 Gbps SGMII	3x 1 Gbps SGMII	3x 1 Gbps SGMII	
	2x RGMII	2x RGMII	2x RGMII	2x RGMII	
	1x XFI (10 GbE)	1x XFI (10 GbE)	1x XFI (10 GbE)	1x XFI (10 GbE)	
DDR3L/DDR4	32-/64-bit, ECC[0:7]	32-/64-bit, ECC[0:7]	32-bit, ECC[0:3]	32-bit, ECC[0:3]	
IFC	32-bit address bus	32-bit address bus	28-bit address bus	28-bit address bus	
			GPCM mode is not supported.	GPCM mode is not supported.	
QE-TDM/HDLC	Supported	Supported	Not supported	Not supported	
l <sup>2</sup> C	4x I2C	4x I2C	3x I2C	3x I2C	
DIU	Supported	Supported	Not supported	Not supported	
Deep sleep	Supported	Supported	Not supported	Not supported	
Package	23mm X 23mm, 0.8mm pitch,	23mm X 23mm, 0.8mm pitch,	19mm X 19mm, 0.8mm pitch,	19mm X 19mm, 0.8mm pitch,	
	780 pin FC-PBGA	780 pin FC-PBGA	525 pin FC-PBGA	525 pin FC-PBGA	

### NOTE

T1023 and T1013 IFC supports 28-bit address bus. For IFC connection, see the chip reference manual and erratum A-009138 in *T1024 Chip Errata*.

# 7.3 Pin termination differences

TEST\_SEL\_B needs to be differently terminated between 2 core and 1 core personalities. Please note that T1024 and T1023 are different personalities.

TEST_SEL_B	Termination
T1024/T1023	Pulled to $O1V_{DD}$ through a 100 $\Omega$ to 1 k $\Omega$ resistor
T1014/T1013	Terminate to GND

# 8 Revision history

This table summarizes changes to this document.

Table 52.	Revision	history
-----------	----------	---------

Revision	Date	Change
3	04/2018	<ul> <li>In Table 4, updated positive transient power as 1 V + 50 mv.</li> <li>In Configuration signals sampled at reset, updated the note for hardcoded RCW values as RCW(0x9A, 0x9E).</li> <li>In Table 19: <ul> <li>Updated the EC1 connection to FMAN-MAC4.</li> <li>Updated the EC2 connection to FMAN-MAC3.</li> </ul> </li> <li>In Table 25: <ul> <li>Updated Figure 8.</li> <li>Updated the voltage translator requirement for MMC card connections.</li> <li>Updated Figure 11.</li> </ul> </li> </ul>
2	12/2016	<ul> <li>In Table 3, removed the signal X1GND.</li> <li>In Table 4, updated positive transient power as 1 V + 30 mv.</li> <li>In Table 18, removed V6 and U6 balls reference and OVDD supply reference from TVDD voltage domain.</li> <li>In Table 27, updated resistor value for USB_IBIAS_REXT as 10 kΩ +/-1%.</li> <li>Added new section, SerDes system-level recommendations.</li> <li>In Table 34, updated the core cluster group PLL minimum frequency as 1000 MHz and the minimum allowable core cluster frequency as 500 MHz.</li> <li>In Table 42, updated the core cluster frequency options.</li> <li>Template updated for NXP.</li> <li>Replaced all "Freescale" instances to "NXP" in the content.</li> </ul>
1	11/2015	<ul> <li>In the section Configuration signals sampled at reset, added note about the work around in case a new board is using a blank flash and flash is the source of RCW.</li> <li>In DDR system-level recommendations, added the checklist item: Connect one of the ECC pins to the Prime DQ of ECC DRAM</li> <li>In IFC pin termination recommendations corrected the bit listing of the IFC-A signal.</li> </ul>
0	07/2015	Initial public release

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, AltiVec, CoreNet, CodeWarrior, QUICC Engine, and QorlQ are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2018 NXP B.V.

Document Number AN4971 Revision 3, 05/2018

![](_page_63_Picture_8.jpeg)

![](_page_63_Picture_9.jpeg)