U-Boot 2016.012.0+ga9b437f (Dec 18 2020 - 11:44:30 +0530)

CPU0:  P5040, Version: 2.1, (0x82040021)
Core:  e5500, Version: 1.2, (0x80240012)
Clock Configuration:
       CPU0:2000 MHz, CPU1:2000 MHz, CPU2:2000 MHz, CPU3:2000 MHz, 
       CCB:800  MHz,
       DDR:800  MHz (1600 MT/s data rate) (Asynchronous), LBC:100  MHz
       FMAN1: 600 MHz
       FMAN2: 600 MHz
       QMAN:  400 MHz
       PME:   400 MHz
L1:    D-cache 32 KiB enabled
       I-cache 32 KiB enabled
Reset Configuration Word (RCW):
       00000000: 90e00000 00000000 a8a89800 00440000
       00000010: 189f8fff 00303000 fe800000 61000000
       00000020: 00000000 00000000 00000000 c8da8000
       00000030: a0000000 00000000 00000000 00000000
I2C:   ready
Board: P5040DS, SERDES Reference Clocks: Should be Bank1=100Mhz Bank2=100Mhz Bank3=125Mhz 
SPI:   ready
DRAM:  Initializing....using SPD
Detected UDIMM 18KSF1G72HZ-1G6P1 
There is no rank on CS0 for controller 1.
Not enough bank(chip-select) for CS0+CS1 on controller 1, interleaving disabled!
6 GiB left unmapped
Testing 0x00000000 - 0x7fffffff
Testing 0x80000000 - 0xffffffff
Testing 0x100000000 - 0x17fffffff
Testing 0x180000000 - 0x1ffffffff
Remap DDR 6 GiB left unmapped

8 GiB (DDR3, 64-bit, CL=11, ECC on)
       DDR Chip-Select Interleaving Mode: CS0+CS1
POST memory PASSED
Flash: 256 MiB
L2:    512 KiB enabled
Corenet Platform Cache: 2 MiB enabled
NAND:  fsl_elbc_nand: address did not match any chip selects
0 MiB
MMC:   FSL_SDHC: 0
*** Warning - bad CRC, using default environment

EEPROM: Read failed.
PCIe1: disabled
PCIe2: disabled
PCIe3: disabled
In:    serial
Out:   serial
Err:   serial
Warning: SERDES bank 2 expects reference clock 161.1328123MHz, but actual is 100MHz
Net:   Initializing Fman
Fman1: DTSEC5 set to unknown interface 13
Fman1: Uploading microcode version 106.1.18
Could not get PHY for SUPER_HYDRA_FM1_SGMII_MDIO: addr 5
Failed to connect
Fman2: Uploading microcode version 106.1.18
Could not get PHY for SUPER_HYDRA_FM2_SGMII_MDIO: addr 0
Failed to connect
Could not get PHY for SUPER_HYDRA_FM2_TGEC_MDIO: addr 0
Failed to connect
FM1@DTSEC1, FM1@DTSEC2, FM1@DTSEC3 [PRIME], FM1@DTSEC4, FM2@DTSEC3, FM2@DTSEC4, FM2@TGEC1
Hit any key to stop autoboot:  0 
=> 
=>