




Check why CLK0 and CLK0# is not used instead CLK1 and CLK1#



parallel termination is optional and should be simulated to verify necessity



VREF (0.9V+/- 18mV)



this section needs to be change and discuss the need of VREF ic

