

Part #: 74HCT74PWFunction: D-type flip-flopDescription: Dual D-type flip-flop with set and reset; positive-edge trigger; TTL-enabled

Our Circuit diagram:




Waveform-1: Flipflop Vcc(Yellow) vs CP(Blue)

When the Vcc +5V is ON, the Clock (CP) is in Low state.




Waveform-2: Flipflop CP(Yellow) vs 1Q(Blue)

When the Clock (CP) is in Low state, the Output (1Q) is going HIGH




Waveform-3: Flipflop +5V Vcc(Yellow) vs 1D(Blue)

When the Vcc +5V is ON, Data input-1 (1D) is going to HIGH state (It is pulled-up to Vcc_+5V).



Waveform-4: Flipflop 1D(Yellow) vs 1Q(Blue)

When the Data input-1 is going HIGH, the Output (1Q) is going to HIGH state.



As combined:

When the Vcc is ON,

- Clock (CP) is in LOW state,
- \circ $\,$ Data input-1 is going HIGH and
- \circ Output (1Q) is going to HIGH.

Note: Pin 1R#D and 1S#D were pulled-up.

				~~~~~~	~~~~~~		~~~~~~	~~~~~~
			11111		E. h.		11111	
-			-	DA TON	-			
	1	2.2.2.2.1	1000	1				deletant. de
			1					
	2012 (A. 1977) 20	1.1.1.1.1.1.1.1	14 3 3 8 40 14	1 100 1000			14 16 16 16 16 1	10.00
Vcc	ihun	1	4	1 3				
Contraction of the	10000	2.2.2.2	4444	i sanani		5 10 and 1	ाव वा वा वा वा	2112-12-12
	1.1.1.1	1	1	1			+	
1111	inn	11111	1111	inn	1111	inni	1111	1111
-	1	Ì	-	-	ŀ		+	
CP	:		1	1				
a supplied a	ikamens	La Junto	i shake	will deret	auture.	A.M. Allent	that a should be	
a france	- III - III	and the second sec	No. of Concession, Name	inde aller	in and the	the Marth		and the part
2	2 13		3	1		•		
				*.				-
Contrary.			1	L CY C R			mm	1.1.1
		-						-
10		5 1 1 3 5 6 4 4						
<u>1D</u>								
<u>1D</u>								
10			er Martin Jaway					
<u>1D</u>								· · · · · ·
<u>10</u>							· · · · ·	
<u>10</u>								
							• • • •	
<u>1D</u> + + + + + +								