

Speed Your Time to Market by Leveraging Freescale's Software, Tools and Professional Services for **QorlQ Development** 

EUF-SNT-T1467

Gino Gatto | Senior Field Application Engineer

MAY.2015





External Use

Prescule, the Prescule tops, AIVAn; G-5, GodeTEST, GodeMerov, CollFine, GoldFinex, G-Nam, the Emergy Efficient Solutions tops, Kinetis, Magnik, mobileCT, FEG, PowerGLAGG, Processer Espen, Quint, Gorid Camerge, Darive, Ready Pag, Salakasan, the Salakasan tops, SterCine, Styrephony, Vertilla, Vythet and Xinnak are trademarks of Presseals Semicontaction: (in, Reju, U.S. Pat, & Th. CH. Antat, BeeK), Bashkasan, Fers (Salakasan, Kork, SterCine, Symphony, Vertilla, Vythet and Xinnak are trademarks of Presseals Semicontaction: Fund, Reju, U.S. Pat, & Th. CH. Antat, BeeK), Bashkasan, Fers (Layerson, MXC, Partform in a Fackage, QUCC). Engine, SAMATINOS, Tawa: TrateLink and UMEMS are trademarks of Presscale Beniconductor, Inc. All other product or service norms are the property of their respective owners. © 2015 Presscale Beniconductor, Inc.

## Agenda

### Overview

- Complexity Increasing
- Freescale Technology and Ecosystem

## **Freescale Commercial Capabilities**


- Software
- Hardware
- Systems

External Use

### **Questions and Answers**




## We Are a Global Leader in **Embedded Processing Solutions**



## **Software Complexity Increasing**

#### Linux<sup>®</sup> Kernel Lines of Code








#### The Explosive Growth In Connected Devices – **Requiring Faster Time to Market** Θ 50 BILLION --25 BILLION 12.5 BILLION - A 🗟 7.6B **7.2**B **6.8**B 1 6.5B World 6.3B Population Ŧ # Connected <1x **1**x 2x 3.5x 6.5x Devices/Person 2003 2008 2010 2015 2020 freescale

External Use 5

## **Market Trends for Software in Embedded Devices**






## **Freescale Software and Systems Organization**



- Freescale has 1,000+ software engineers, 700+ focused on Digital Networking
- Increasing investment on software through hiring and acquisition
- Run-Time Technologies, Multi-core, Tools, Key Applications




## **Software Support / Professional Services Coverage**






## Software Support / Professional Services Coverage



## **Software Support / Professional Services Coverage**



## **Networking Software and Services Group**

	Software Products and Custom Services									
Development Tools	Runtime Products	Solutions Reference	Linux® Services	Integration Services						
<ul> <li>CodeWarrior <ul> <li>IDE</li> <li>Debug</li> <li>Compiler</li> <li>Trace</li> </ul> </li> <li>QorIQ <ul> <li>Optimization Suite</li> <li>Scenarios Tools</li> <li>DDrV</li> </ul> </li> </ul>	<ul> <li>VortiQa Software Products         <ul> <li>Application Identification Software (AIS)</li> <li>Open Networking Switching Framework</li> <li>Mobile Transport</li> </ul> </li> </ul>	<ul> <li>Storage Controller</li> <li>SDN Switch</li> <li>Wireless LAN</li> <li>Data Concentrator</li> <li>Smart Converged Gateway</li> <li>Digital Signage</li> </ul>	<ul> <li>Commercial Support</li> <li>Frozen Branch</li> <li>Application Specific Hardening</li> <li>Feature Acceleration</li> </ul>	<ul> <li>Systems Consulting</li> <li>Design Services</li> <li>Porting</li> <li>Migration</li> </ul>						
CodeWarrior <i>QorIQ</i>	VortiQa			Øo						



Development

## **CodeWarrior for Networking**


- Systems are complex -CodeWarrior makes debugging easy
  - Multicore or multiple cores
  - Heterogeneous or homogenous
  - Linux or Multi-OS Systems
  - ARM<sup>®</sup>, Power Architecture<sup>®</sup> and StarCore
- Use one CodeWarrior software

External Use

12

freescale.com/CodeWarrior






Linux Services



### **Freescale Linux Overview**






External Use | 13



## **Freescale Networking Linux SDK**

- Linux Software Development Kit (SDK) for Power Architecture
  - Optimized Linux software
    - Complete range of QorlQ and PowerQUICC platforms
    - Hardware accelerated
  - Rigorous testing
    - Multiple configurations, Host OSes
    - Performance tuned
  - Flexible AMP/SMP support
  - Yocto-based
  - Bi-annual update
  - No-cost download
- <u>http://freescale.com/sdk</u>






## **Freescale Linux SDK Highlights**

- Freescale Linux Investment
  - Hundreds of man-years per year
  - Global Board Farms
  - Top 15 Company Contributor to kernel.org
  - Systems Designed, Tightly Integrated with Freescale SOC
  - Systems Validated Tightly aligned with Freescale NPI
- Quality
  - ISO-9000 Quality Processes Externally Audited
  - On-going Maintenance, regular kernel updates (LTSi)
  - Open Source Compatible Upstreamed, Dedicated Team
    - Standards based Yocto
- Ease of Use
  - Common Kernel Across support platforms
  - Combined P, T and Layerscape support in unified SDK










Solutions References



## Segment Solutions Reference Platform Solutions



## **Business Models**

Product	License Fee	Royalty	Paid Support	Engineering Services
Linux / Android Support & Services				
VortiQa Run-Time Software				
Embedded Applications				
PEG				
Development Tools				











Freescale MQX Software



Runtime Products

### VortiQa

## VortiQa Portfolio


Module	Application	
VortiQa—Application Identification	VortiQa—Mobility Transport	
Suite	Transport Functions: IPsec, QoS,	
Deep Packet Inspection: Identify the type of traffic on the network	PDCP and GTP	
NEXT-GENERATI	ON TECHNOLOGY	
SDN—Open Network Switch	SDN—Open Network Director	
VortiQa—Software Defined Networks (SDN)—Switch	VortiQa—Software Defined Networks (SDN)—Controller	
Data Plane Functions: layer 2, layer 3 and above; Firewall, NAT, QoS, DPI, etc. POC available; product in planning	Controller Functions: PoC available; product in planning	



## **Networking Software and Services Group**



- Accelerate Customer Time to Market
  - Speed Adoption of Multicore
  - Dedicated expert staff with access to software and SoC teams



- **Deliver** Commercial Software, Support, Services and Solutions
  - Commercial Software: VortiQa, CodeWarrior, Processor Expert
  - Accelerate new technology adoption



- Simplify Software Engagement
   with Freescale
  - Consolidate Freescale software and solutions
  - Streamline business processes



- Create Success!
  - Partner with customers
  - Leverage *your* strengths, add *our* capabilities



# Introduction to the QorlQ Configuration Suite (QCS)





## **QorIQ Software Enablement Strategy**

- Provide development systems
  - Complete boards for evaluation of QorIQ devices
- Provide Runtime software for QorlQ products
  - Hypervisor, Linux BSPs, Reference Designs
- Provide bring-up tools and development systems
  - GNU tools, CodeWarrior debuggers, probes, boards
- Provide configuration tools to support your application of QorIQ on your custom board.
  - RCW, BootROM, Pin Mux
  - DDR Configuration
  - Device Tree Editing
- Provide optimization tools to support runtime visibility into these complex parts to help calibrate and debug your systems.
  - DDR validation tool to ensure DDR functionally configured for custom board
  - Serdes validation with internal and external loopback
  - Scenarios tool for collecting and visualizing runtime trace data
  - Packet tool for understanding the flow of packets within a QorIQ device



# **QorIQ Configuration Suite**

The configuration suite supports the generation of valid configurations of a QorIQ / Qonverge part for a custom board design complimentary to boot loaders (aka uboot).



**Pre-boot loader / RCW configuration** Defines the Reset Control Word configuration for pre-boot configuration



**DDR Configuration Tool** Configures the DDR controllers, supports SPD, validates configuration on-chip



#### **Boot ROM Tool**

Supports configuration of pin strapping and Bootrom process in P1/P2 devices



### Device Tree Editor

Supports visual editing of device trees

External Use 23





## Why QorlQ Configuration Suite?

- Configuration of QorIQ processors is increasing in complexity
  - Even more complexity is around the corner
  - We support many, many configuration settings
- Reference manuals are huge and intimidating to new customers
- Configuration problems during board bring-up are HARD and COSTLY
- Learning command line tools requires more training, etc.
- Solution/Strategy to solve these problems:
  - Extensible suite of tools with a common user interface
  - Consolidate into a common tools framework (Processor Expert)
  - Provide new device support aligned with silicon roadmap
  - Add more configuration tools over time
  - Allow customers to add their own configuration tools to extend what we offer



## **Processor Expert for QorIQ – Configuration Suite**

Propert Englanes 12 England and an an a	S "Component Ingrestor - PBL 51 S Components	Liking									Baux /	interest Supert In	-
15 P2041RD8	Properties Impart												
Securimentation Securimentation	Name	. SHDS,PRTCL (12)	8-1331										
Les DPAAL	Component name	SHDS, PRTCL				Bank J				rik J		Barrit 3	
a bitDubflegisters_Lc	Device Reset Configuration Word (RCW)		A B	¢ .	0	1 F G H	1.1.1	A	8	. C	0	A 8 C	U
ddrCet.3.ad	Reset Configuration Word (W.W) BCW Source	0.640	Reperved		2e1 156i	PCIe 2 (5/2.56)	Reserved			Cle 3 7 10i		Peterved	
Pill.phi Important Film	PLL Configuration SerDes PLL and Protocol Configuration	- Outs	Reserved	10	0.2	680 1 (5/1123/2.56)	Received	\$GM81 (3.125/	50ME2 (0.125/	SGME3 (3.125/	SGME 4 (3.325/	Revenuel	
in Searces	SerDes Reference Clocks		Reserved		81	(80)	Reserved	1250 (1) SOMET	3,2500 (*3)	1.25(0 (*1) SGME 1	1.2500 (*3) SGME 4	Reserved	
S ProcessorEspert.pe	SD_NEF_CLK3 [MH4] SD_NEF_CLK3 [MH4]	# 0.40	(interested)		150)	(\$/2.36)	HODINI	(3.1250/ 1.2500 (*1)	(3.1256/ 1.2562 (*1)	13.1250/	(3.3256/ 1.256) (°3)	(2011)	
	SRDS_EN_[178] SRDS_PETCL_[128-134]	0 0403	Reserved		0.2	Ptle 2 (5/7.56)	Reserved	\$0M81 (0.125/	SGM8.1 (0.125/	50ME 3 (8325/	50ME 4 (3.325/	Reserved	
	SRD5_RATIO_R0_LL181 SRD5_RATIO_R1_LL18-L181		Baserved	PCk1	PCH2	100 g 00 g	Reserved	1.2560 (*1) 50MB1	3.2500 (°3) 50M8.2	1.2560 (*3) SOME 3	1.250) (*1) SGME 4	Reserved	
	SerDes PLL 1 Clock SRDS_DEV_81_(139-143)	* 0.04		0/2300	6/2.50)	(5/2.50) (5/2.50)		(0.125/ 1.25(0/21)	(0.125/ 1.25(0-(*3)	(0.125/ 1.2500 (*1)	0335/ 1.2500 (**)		
	SRD5_07V_81 - Lanes A/8 (1.99) SRD5_07V_81 - Lanes C/0 (140) SRD5_07V_81 - Lanes C/F (141)	0.45	Reserved	PCk1 0/2300	PCk3 (5/236)	PCIe 2 (5/230)	Reserved	50/01 (3.1250/ 1.250) (*1)	50M82 (3.1250/ 1.250 (*1)	50ME3 (3.3250/ 1.250) (*1)	56ME4 8.3256/ 1.25(0 (*3)	Reserved	
	SHD5_DIV_RL - Laves G/H (142) SHD5_DIV_RL - Laves G/H (142) SHD5_DIV_RL - Laves V/ D42)	0.0406	Reserved	\$0M81 0.2500	30A48.2 0.2503	PCte I CM2.5G	Reserved	PCh 3 (5/2.30)	30ME5 0.2503	3GME 8 (0.250)	10ME 4 (L.25G)	Reserved	
	SHDS, KATIO_R2 (344-346) SerDes PLL 2 Clock	0.8407	Reserved	\$5ME1 (0.250)	\$6ME2 (3.250)	PCIe 2 (5/2.50)	Reserved	Betog (5/3.125/	\$0ME5 (0.125/	5GME3 (3.525/	SGME4 (3.525/	Reserved	
Components - #2940#08 12		0.0408	Reserved	30481	SGALE 2	PCIe 2	Received	2.5(l) (*1) Res	1.25(0/P1) reved	1.250) (*1) SATA 1	1.250) (°1) SATA 2	Reserved	
📄 🖬 🖏 🕈	SRD1_LPO_R1 - Larra A (LSJ)	0.049	Reserved	0.2500	0.2500 \$6M812	(S/2.5G) PCIe 2	Reserved		XAL	0/1.500 13668C	0/130	Neserved	
#254L_vE_3_Cvt OSx	38D5_LPD_81 - Lave 8 (153) 58D5_LPD_81 - Lave C (154)	O daba	Reserved	0.2500 SOMR 1	(1.250) SGM2.2	0/2.50) PCIe J	Reserved			Cle 3		Reserved	
as Processon	SRD5_LPO_81 - Lane D [135] SRD5_LPO_81 - Lane E [136]	0.0408	Reserved	(1.250) 508481	(1.350) 50948.2	6/236) 1/00 1	Reserved	POLI	SOMES	SGME F	SGMEA	Reserved	
<ul> <li>SaCP2043_v1_1</li> <li>Camponentic</li> <li>PBUFBU</li> </ul>	9825, LPO, 81 - Lane F (157) SRD5, JPO, 81 - Lane G (158) SRD1, LPO, 81 - Lane H (159)	E adc	Reserved	(1.25G) (*2) SGME1 (1.25G)	0.256) (*2) SGM8.2 (1.256)	0/236 er 33256) (72) x80 3 (3/256)	Reserved	(5/230) Dahug (5/2325V	0.350) 50M15 0.125/ 1.2560 (*1)	(1.350) 50548.3 (3.125/	(1.256) SOME 4 (3.325/	Received	
DTLHRDeviceTree DPAALDPAA	SRD5_LFO_81 - Lave 1 (169) SRD5_LFO_81 - Lave 1 (161)	0460	Reserved	55M81 0.350	SGME2 (1.350)	(40) (A/230)	Reserved	2.59( (*1) Rm	1.256((1)	1.2500 (*1) SATA 1 (1/1.500	1.250) (*1) SATA 2 (3/1.30)	Reserved	
DOIL_mcLiDDB	SRD5_LPD_B2 [162-163] SRD5_LPD_82 - Lave A (102)	O GADE	Received	305481	SGM8.2	1990 S	Reserved			Cia 3	11.001100	Reserved	
	SRD5_LP0_82 [162-165]	0 0.6E	Reserved SRDS_PATCL[31.3 oversil volue (0x0 to Setting respon	(1.250) 50848 1 0.7900 25) N# Tekkt in the f 12 - Bank 1: C-D: P Had for P2040, v1,	(1.250) 50248.2 9 3470 RCW585 register Chil (5/2.50); E-H 0 92040; yit, 3 P0540	(5/2.96)	Received	L C D PON O	р А 3/2300 С.Н. Я	0/1.50 Gel 1 7.50 KU 0/2.50; Bar	0/130	Fasar 47 0.255 er 312	red 500
	- PRatf Con												
	pecencen: AASS AASS ELET CLOB 1014 DODD excession: LC12 Codd codd Dodd Dodd Dodd excession: CCD Codd alle Orde Dodd Dodd excession: CCD Codd alle Orde Dodd Dodd excession: CCD Codd Dodd Dodd Dodd Dodd excession: CCD Codd Dodd Dodd Dodd Dodd Dodd excession: CCD Codd Dodd Dodd Dodd Dodd Dodd Dodd excession: CCD Codd Dodd Dodd Dodd Dodd Dodd Dodd excession: CCD Codd Dodd Dodd Dodd Dodd Dodd Dodd	0000 0000 0000 0000 0000 0000											



# **Pre-Boot Loader**


**RCW Configuration Tool** 







## **Pre-Boot Loader (RCW) Configuration**



S \*Component Inspector - PIIL COM S Components Library

## **Pre-Boot Loader Standard Component Interface**

- Pre-Boot Loader (PBL) tool establishes all Reset Control Word settings
- PLL Configurations
- SerDes Configuration
- Pin Muxing Configuration
- Output format selection
- Possibility to add PBI data

### Possibility to import RCW settings

Properties Import		
Name	Value	Detail
Component name	PBL	
Device	PBL	PBL
Reset Configuration Word (RCW)		
RCW Source	LBC FCM (NAND flash)	
PLL Configuration		
SerDes PLL and Protocol Configuration		
Misc. PLL-Related Configuration		
Boot Configuration		
Clocking Configuration		
Memory and High-Speed I/O Configuration	n	
General Purpose Information		
Pin Multiplexing Configuration		
b Group A Pin Configuration		
⊿ PBI Data		
PBI Data input	(string list)	
PBL Data		
Offset	0	H
Output Format	XXD Object Dump	




# **DDR Configuration**





## **Get DRAM Information – P2020RDB-PCA**





# **DDR3 SDRAM**

MT41J512M4 – 64 Meg x 4 x 8 Banks

MT41J256M8 – 32 Meg x 8 x 8 Banks

External Use 30

MT41J128M16 – 16 Meg x 16 x 8 Banks

From DRAM datasheet



## How about the Rest of the Timing Parameters?

#### Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target <sup>t</sup> RCD- <sup>t</sup> RP-CL	<sup>t</sup> RCD (ns)	<sup>t</sup> RP (ns)	CL (ns)
-093 <sup>1, 2, 3, 4</sup>	2133	14-14-14	13.09	13.09	13.09
-107 <sup>1, 2, 3</sup>	1866	13-13-13	13.91	13.91	13.91
-125 <sup>1, 2,</sup>	1600	11-11-11	13.75	13.75	13.75
-15E <sup>1,</sup>	1333	9-9-9	13.5	13.5	13.5
-187E	1066	7-7-7	13.1	13.1	13.1

- Tool automatically computes tRCD, tRP, and CL!
  - User can change these values if required.

#### Features

- $V_{DD} = V_{DDQ} = 1.5V \pm 0.075V$
- 1.5V center-terminated push/pull I/O
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- · 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- Posted CAS additive latency (AL)
- Programmable CAS WRITE latency (CWL) based on <sup>1</sup>CK
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Self refresh mode
- +  $T_{\rm C}$  of 0°C to 95°C
- 64ms, 8192 cycle refresh at 0°C to 85°C
- 32ms, 8192 cycle refresh at 85°C to 95°C
- Self refresh temperature (SRT)
- Write leveling
- Multipurpose register
- Output driver calibration

Options <sup>1</sup>	Marking
<ul> <li>Configuration</li> </ul>	12000000000
- 512 Meg x 4	512M4
– 256 Meg x 8	256M8
- 128 Meg x 16	128M16
<ul> <li>FBGA package (Pb-free) – x4, x8</li> </ul>	
- 78-ball (8mm x 10.5mm) Rev. H.M.LK	DA
- 78-ball (9mm x 11.5mm) Rev. D	HX
<ul> <li>FBGA package (Pb-free) – x16</li> </ul>	
- 96-ball (9mm x 14mm) Rev. D	HA
- 96-ball (8mm x 14mm) Rev. K	IT
<ul> <li>Timing – cycle time</li> </ul>	
– 938ps @ CL = 14 (DDR3-2133)	-093
<ul> <li>1.071ns @ CL = 13 (DDR3-1866)</li> </ul>	-107
- 1.25ns @ CL = 11 (DDR3-1600)	-125
- 1.5ns@CL=9(DDR3-1333)	-15E
- 1.87ns ⊕ CL = 7 (DDR3-1066)	-187E
<ul> <li>Operating temperature</li> </ul>	
- Commercial ( $0^{\circ}C \le T_C \le +95^{\circ}C$ )	None
- Industrial ( $-40^{\circ}C \le T_C \le +95^{\circ}C$ )	IT
Revision	:D/:H/:J/:K
000000	:M

 Note: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on http://www.micron.com for available offerings.



## **DDR Wizard Simplifies Configuration**

New Qor	IQ Configuration Project	
DDR Con	figuration	
Configure	d device P2020	
Configure:	1st DDR Controller	•]
⊚ Au ⊘ Im	tion mode ito configuration port from memory file screte DRAM	Module
DDR Cont	troller	DRAM Settings
Туре	DDR 3 👻	DRAM Configuration per Rank 1Gb: 128Mb x8
Data Rate	800 MT/s 🔻	DRAM Speed Rating
Ranks	1 🔹	
Data Bus	width 64 bits 🔻	
CAS# Late	ency (tCL) 6 clocks 🔻	
tRP/tRCD	13.5 ns 🔻	
ECC Er	nabled	
Select 1st	DDR Controller	*
?	< <u>B</u> ack	<u>N</u> ext > <u>Finish</u> Cancel

- From memory data sheet:
  - Maximum speed rating
  - Capacity




## **QCS Project Explorer**

🗄 Project Panel 🛛 📃 🗖	Scomponent Inspector		
	Properties Import Export Validati	on	
⊿ 😂 p2020rdb-pca1	Name	Value	Details
Documentation Generated_Code	Device	DDR_Controller_1	DDR_Controller_1
Sources Sources Sources Sources Sources	Memory type DDR Bus Clock	DDR 3 400 MHz	DDR Data Rate: 800 MT/s
a 🗁 Configurations	Type of DIMM Bus mode	Unbuffered DIMMs 64-bit bus	
P2020_Cnf Operating System	▲ SDRAM Control Configuration		
<ul> <li>Processors</li> <li></li></ul>	Control Configuration 1     Control Configuration 2		
<ul> <li>Embedded Components</li> <li>DDR_mc1:DDR</li> </ul>	SDRAM Timing Configurations     Auto-adjust chip select addressin     Chip Select 0	yes Enabled	
	<ul> <li>Chip Select 0</li> <li>Memory Bounds</li> </ul>		
	Start Address Size	0 H 1 GB	
	▲ Configuration		
	Auto Precharge Always Internal Banks Number	no 8 internal banks	
	Number of row bits	14 row bits	
	Number of column bits ODT for writes configurati	10 column bits Assert ODT only during writes to C	
	ODT for reads configuration	Never assert ODT for reads	
	Partial array self refresh Chip Select 1	Full Array Disabled	
	Chip Select 2	Disabled	
	b Chip Select 3	Disabled	



## **Review DDR Registers Values**







## **Review DDR Registers Values (continued)**

Reg. name	Init. value	After reset
Peripheral registers		
DDR1_CS0_BNDS	000003F	00000000
DDR1_CS1_BNDS	00000000	00000000
DDR1_CS2_BNDS	00000000	00000000
DDR1_CS3_BNDS	00000000	00000000
DDR1_CS0_CONFIG	80014202	00000000
DDR1_CS1_CONFIG	0000000	00000000
DDR1_CS2_CONFIG	00000000	00000000
DDR1_CS3_CONFIG	00000000	00000000
DDR1_CS0_CONFIG_2	00000000	00000000
DDR1_CS1_CONFIG_2	00000000	00000000
DDR1_CS2_CONFIG_2	00000000	00000000
DDR1_CS3_CONFIG_2	00000000	00000000
DDR1_TIMING_CFG_3	00030000	00000000
DDR1_TIMING_CFG_0	00330104	00110105
DDR1_TIMING_CFG_1	6E6B8846	00000000
DDR1_TIMING_CFG_2	0FA8D0CC	00000000
DDR1_SDRAM_CFG	47000008	03000000
DDR1_SDRAM_CFG_2	24401050	00000000
DDR1_SDRAM_MODE	00061421	00000000



## **Generate DDR Configuration**







## **Generated Files – CW, uboot, ddrinit.c**

# DDR Controller 1 Registers	#define DDR_1_INIT_EXT_ADDR_ADD	DR 0xFF70214C		
	<pre>#define DDR_1_SDRAM_RCW_1_ADDR</pre>			
# DDR SDRAM CFG	<pre>#define DDR_1_SDRAM_RCW_2_ADDR</pre>			
mem $[0xFF702110] = 0x47000008$	<pre>#define DDR_1_DATA_INIT_ADDR</pre>	0xFF702128		
mem [CALL/OLIES] CALLOUDE	#define DDR_1_SDRAM_MD_CNTL_ADD	DR 0xFF702120		
# CS0 BNDS	<pre>#define DDR_1_DDRCDR_1_ADDR</pre>	0xFF702B28		
$mem [0_{x}FF702000] = 0_{x}3F$	<pre>#define DDR_1_DDRCDR_2_ADDR</pre>	0xFF702B2C		
	#define SDRAM CFG MEM EN MASK	0x80000000		
# CSO_CONFIG mem [0xFF702080] = 0x80014202	#define SDRAM_CFG2_D_INIT_MASK	0x0000010		
	/* DDR Controller configured re	-		
# CS0_CONFIG_2	<pre>#define DDR_1_CS0_BNDS_VAL</pre>	0x3F		
mem $[0_{x}FF7020C0] = 0_{x}00$	<pre>#define DDR_1_CS1_BNDS_VAL</pre>			
	<pre>#define DDR_1_CS2_BNDS_VAL</pre>	0x00		
<pre># TIMING_CFG_3</pre>	<pre>#define DDR_1_CS3_BNDS_VAL</pre>	0x00		
mem $[0xFF702100] = 0x00030000$	<pre>#define DDR_1_CS0_CONFIG_VAL</pre>	0x80014202		
	<pre>#define DDR_1_CS1_CONFIG_VAL</pre>	0x00		
<pre># TIMING_CFG_0</pre>				
mem [0xFF702104] = 0x00330104		#define PEX_CONFIG_DD	R1 INIT EXT ADDR	0x00000000
		#define PEX CONFIG DD	R1 TIMING 4	0x00220001
<pre># TIMING_CFG_1</pre>		#define PEX_CONFIG_DD	R1_TIMING_5	0x02401400
mem [0xFF702108] = 0x6E6B8846		#define PEX CONFIG DD	R1 ZO CNTL	0x89080600
		#define PEX_CONFIG_DD	R1_WRLVL_CNTL	0x8655F614
# TIMING CFG 2		#define PEX_CONFIG_DD		0x00000000
mem $[0xFF70210C] = 0x0FA8D0CC$		#define PEX_CONFIG_DD	R1_RCW_2	0x00000000
# DDR SDRAM CFG 2				
mem $[0xFF702114] = 0x24401050$		/* DDR Controller 1 c		structures */
		fsl_ddr_cfg_regs_t dd		
# DDR SDRAM MODE		.cs[0].bnds = PEX_C		
mem $[0xFF702118] = 0x00061421$		.cs[1].bnds = PEX_C		
mem [CALL/OLIE] CACCOLLE		.cs[2].bnds = PEX_C		
		.cs[3].bnds = PEX_C		
		.cs[0].config = PEX .cs[1].config = PEX		
		.ca[i].coniig - FEA	_CONFIG_DDR1_CD1_COI	

.cs[2].config = PEX\_CONFIG\_DDR1\_CS2\_CONFIG,



# **Device Tree Editor**

Supports Hardware Device Trees (\*.dts)






# **Hardware Device Tree Workflow**

<ul> <li>New Optil) Configuration Project</li> </ul>	10
Device Tree Configuration Choose Device Tree Configuration	
Saled action: Disposi configuration from an existing device tree file Other default device tree configuration Other configuration	
The a default device the Ne for the chosen SoC. Default device the rADDOB sedges do Source DRAA SDP 2011(2020)	



HIDeviceTree	Sector I reveal
	「日本」
Ξ device-cree	
eleses .	
岸 thun	215
12 0	+ lost and
E cpul: Po	X Delate nocle
i⊞ cpu2: Po	Rename node
in cputs Pa	
E quit Pa	C Refresh
E COUS PO	and a second
El cpuár Pe	E-pand
Ξ cpi.7: Po	Collapse
-rodet	<u> </u>
DEDDTy	
iii brian-portaist	9(14000000
i inter-portast	
i soci sco⊈ffe0	00000
republicity require	ing Falsting
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	0.4000

#### Generate Code



#### Select Component


= id-pri	HACE AND A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTION OF A DESCRIPTIONO
· de Documentation	⇒ < 10 P5 in
Construction Code  Code Code	III. do-taz fister         A           -adaptes         B           III. (2004)         III. (2014)           III. (2014)         III. (2014)
Cargonard: D'L of Decoptory Tenes	Comparent for Aardware device trees
	Shar-parki(P1400000     Squar-parki(P1400000     Squar-parki(P1400000     squar-parki(P1400000     nipida0(P1400000     nipida0(P1400000     lipida0(P1400000     lipida0(P1400000     square)



Image: A device taxe	General information     The meter dearthing general information also     Anone rankin framework (viewed)     Somet rankin     Somet rankin     The section dearthies information alout the or     This section dearthies information alout the or     The section dearthies information alout the or
The data of the owner is too assume to connect, making ensure in the late the text wither to connect. We ensure	
Device tree (Include tree	•••
E Pratavas 💷 🐨 Console	
arter, Disarangi, Esthern	
Description -	
O Eversit Annual	
O Undefined reference 12 3 immet - level-	actual -

Compile DTS

#!/bin/bash dtc -f -b 0 -p 0x8000 -R 8 -I dts -0 dtb \$1.dts





# **Explorer Tree View**

- Operations on nodes
  - Go back / forward
  - Expand/collapse
  - Ascending/descending sort
  - Insert node
  - Delete node
  - Rename node
- Other operations
  - Import device tree
  - Include device tree
  - Validate device tree
  - Search in device tree


evice Tree Nodes: DT1	Device Tree Properties Interrupts		
<ul> <li>→ device-tree</li> <li>→ aliases</li> <li>→ cpus</li> <li>→ dcsr: dcsr@f00000000</li> <li>→ bman-portals@ff400000</li> <li>→ man-portals@ff4200000</li> <li>→ aman-portals@ff4200000</li> <li>→ corenet</li> <li>→ corenet</li> <li>→ corenet</li> <li>→ ddr1: me</li> </ul>	<ul> <li>▼ General information         This section describes general inform             Name: soc: soc@ffe00000             Parent: device-tree             Lines: 513-1420         </li> </ul>	Documentation     This node is used to represe present if the processor is Press F1 for more details.	
	Properties This section describes information at		*
mpic: pid 🔄 Collapse	Name #address-cells	Value 1	
	#size-cells	ĩ	
	device type	SOC	
	compatible	simple-bus	
	ranges	0 f fe000000 1000	000
	reg	f fe000000 0 1000	



External Use

40


# **Search Capability**






# **Device Tree Bindings**

 Each node has a "binding" representing its schema. It describes what properties are optional or required and what each means.



# **Device Trees Inclusion**

- The Include tree allows easy navigation among device tree fragments (dts, dtsi)
- Hovering support for properties and nodes: a tool-tip appears displaying their initial locations
- Hyperlink detection for /include/ declarations and device tree references (Ctrl + left click)





# **Interrupts Tree**


- The Interrupts tree represents the hierarchy and routing of interrupts in the platform hardware
- The left side displays the actual representation of the Interrupt Tree starting from
  the root interrupt controller
- The right side displays the interrupts sources for the selected device tree node

errupt bree	3	Properties										
quan-portak@0.ff4204000 quan-portak@0.ff4204000 quan-portak@0.ff4204000 quan-portak@0.ff4214000 quan-portak@0.ff4214000 quan-portak@0.ff4214000 quan-portak@0.ff4214000 guan-portak@0.ff4214000 soc-sran-enror@0.ff400 soc-sran-enror	0000 00000 00000	Interrupt number 233 234 235 236 237 238	Interrupt level/sense Low to High Low to High Low to High Low to High Low to High Cost to High Active Low Active High High to Low		Properties Interrupts Interrupt number 16 Domain map Dev. 0	Interrupt level/s Active High						
C. F. B. Same W. e. Huser,	3						The contractions	interupts				
				rapidio@0xffe0c0000 	Child interrupts INTA INTB INTC INTC	Int. 1 Disabled Active Low Disabled Disabled	Int. 2 Disabled Int. 2 Disabled Active Low Disabled		Int. 3 Disabled Disabled Disabled Active Low	Α 💌 Α Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο	Int, 40 Active Low Disabled Disabled Disabled Disabled Disabled Active Low Active High High to Low	



# **Memory Map view**


- Any hw device tree can be seen as a representation of different Local Access Windows (LAW)
- Each LAW maps to a specified target interface, such as DDR Controller, Localbus, PCI Express, etc.
- Each device tree node having reg and ranges properties defines a memory range inside/outside Configuration Control and Status Register (CCSR) space area
- The Memory Map view pops-up automatically when a device tree component is selected inside Component Inspector view





# **Device Tree Views Synchronization**

- Device tree views
- GUI <=> text editor symmetry
- Memory map view => GUI editor symmetry
- Modifications are reflected in all editors






# **QorlQ Optimization Suite**





# **QorlQ Optimization Suite**





# What is the PEx Optimization Suite?

- A new generation of products aimed at allowing customers to solve systems and application performance problems in the QorlQ and Layerscape family of devices
  - Users can analyze their applications unencumbered by the complexity of the debug IP
  - Provides a simple, clear and concise way of configuring the QorlQ debug IP to solve performance problems.
  - Continues the usage of the proven Scenarios Concept providing customers with 'recipes' to analyze common and complex performance problems
  - Transfer Freescale's knowledge to customers Scenarios
  - Supports bare metal and Linux applications. Special focus on Linux User space applications



# **DDR Validation Tool**

... Extends QorlQ Configuration Suite







# **DDR Validation is a Licensed Product Leveraging QCS**


Somponent Inspector								
Properties Import Export	Validation							
Name	Value							
Device	DDR_Controller_1							
Memory type	DDR 3							
DDR Bus Clock	400 MHz							
Type of DIMM	Unbuffered DIMMs							
Bus mode	64-bit bus							
	-							

Pricing \$995

License file: <QCS Install directory>/eclipse/Optimization/license.dat




# **DDR Validation Panel**





# **Configure DDR Tests To Be Run**




## **Observe DDR Validation Test Results**

ies Import Export Validation	~											
	Result	Test results										
est 📝 🥟 Validation stages	Kesult					82						
Validation stages							LK_ADJ					
Centering the c	lock 🔸		CLK_ADJ_\_WRLV	0 cycles	1/8 cycles	1/4 cycles	3/8 cycles	Contraction of the second	5/8 cycles	1.200103.00.000105	7/8 cycles	1 cycles
🔽 👝 Read ODT and o		<u> </u>	0 clock delay	0/3	0/3	0/3	0/3	0/3	0/3	0/3	*	<b>X</b> .
🔽 👝 Write ODT and	driver		1/8 clock delay	0/3	0/3	0/3	0/3	0/3	0/3	0/3	0/3	0/3
📄 🥔 Smoke Tests			1/4 clock delay	0/3	0/3	3/3	3/3	0/3	0/3	0/3	0/3	0/3
			3/8 clock delay	0/3	0/3	3/3	3/3	2/3	0/3	0/3	0/3	0/3
			1/2 clock delay	0/3	0/3	3/3	3/3	3/3	3/3	0/3	0/3	0/3
			5/8 clock delay	0/3	0/3	3/3	3/3	3/3	3/3	0/3	0/3	0/3
			3/4 clock delay	0/3	0/3	3/3	3/3	3/3	3/3	3/3	3/3	0/3
			7/8 clock delay	0/3	0/3	2/3	3/3	3/3	3/3	3/3	3/3	0/3
			1 clock delay	0/3	0/3	0/3	0/3	3/3	7	3/3	3/3	0/3
		WDING CTADT	9/8 clock delay	0/3	0/3	0/3	0/3	0/3	34	3/3	3/3	0/3
Test Options:		WRLVL_START	5/4 clock delay	0/3	0/3	0/3	0/3	0/3	0/3	3/3	3/3	0/3
est	Run times		11/8 clock delay	0/3	0/3	0/3	0/3	0/3	0/3			0/3
Pattern Write	1		3/2 clock delay	0/3	0/3	0/3	0/3	0/3	0/3	<b>.</b>		1/3
Read Write Compare	3		13/8 clock delay	0/3	0/3	0/3	0/3	0/3	0/3		results	
			7/4 clock delay							per DDR		
Walking Ones	1		15/8 clock delay							config	uration	
Walking Zeros	1		2 clock delay									
			17/8 clock delay 9/4 clock delay									
			9/4 clock delay 19/8 clock delay									
			5/2 clock delay									
			5/2 Clock delay									
			L	1								
ŕ												
Cancel												
ection settings												
te system IP: 127.0.0.1		isconnect										



# **Optimal DDR Configuration (Read ODT)**





# **P2020RDB-PCA DDRV Optimized Test Results**

												Reg. name	Init. value
st results												DDR1_SDRAM_CFG	47000008
				С	LK_ADJ							DDR1_SDRAM_CFG_2	24401050
	CLK ADJ \ WRLV	0	1 /0	1/4	2/0	1/2	E /O avalaa	2/4 minutes	7/0	1		DDR1_SDRAM_MODE	00061421
				-	3/8 cycles	-	-	-	-			DDR1_SDRAM_MODE_2	00000000
	0 clock delay	0/1	0/1	1/1	0/1	0/1	0/1	0/1	0/1	0/1		DDR1_SDRAM_MD_CNTL	00000000
	1/8 clock delay	0/1	1/1	1/1	0/1	0/1	0/1	0/1	0/1	0/1		DDR1_SDRAM_INTERVAL	0C30030C
	1/4 clock delay	0/1	1/1	1/1	1/1	1/1	0/1	0/1	0/1	0/1	8	DDR1_DATA_INIT	00000000
	3/8 clock delay	0/1	1/1	1/1	1/1	1/1	1/1	0/1	0/1	0/1		DDR1_SDRAM_CLK_CNTL	02000000
	1/2 clock delay	0/1	1/1	1/1	1/1	1/1	1/1	1/1	0/1	0/1		DDR1_INIT_ADDR	00000000
	5/8 clock delay	0/1	1/1	1/1	1/1	1/1	1/1	1/1	0/1	0/1		DDR1_INIT_EXT_ADDRESS	00000000
	3/4 clock delay	0/1	0/1	1/1	1/1	1/1	1/1	1/1	1/1	0/1		DDR1_TIMING_CFG_4	00220001
	7/8 clock delay	0/1	0/1	0/1	1/1	1/1	1/1	1/1	1/1	0/1		DDR1_TIMING_CFG_5	02401400
	1 clock delay	0/1	0/1	0/1	5	1/1	1/1	1/1	1/1	0/1		DDR1_ZQ_CNTL	89080600
	9/8 clock delay	0/1	0/1	0/1	J/1	0/1	1/1	1/1	1/1	0/1		DDR1_WRLVL_CNTL	8655F605
VL_START	5/4 clock delay	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1		DDR1_SR_CNTR	00000000
	11/8 clock delay	0/1			0/1							DDR1_SDRAM_RCW_1	00000000
	3/2 clock delay											DDR1_SDRAM_RCW_2	00000000
	13/8 clock delay	7 (	Optim	al								DDR1_WRLVL_CNTL_2	00000000
	,, <b>,</b>	- 2	setting									DDR1_WRLVL_CNTL_3	00000000
			σσιιπις	<b>y</b> 5 _						P		DDR1_SDRAM_MODE_3	00000000
												DDR1_SDRAM_MODE_4	00000000
												DDR1_SDRAM_MODE_5	00000000
											- 11	DDR1_SDRAM_MODE_6	00000000
ct												DDR1_SDRAM_MODE_7	00000000
												DDR1_SDRAM_MODE_8	00000000
-												DDR1_DDRDSR_1	00000000



# P2020RDB-PCA: Compare optimal DDR configuration with uboot chosen values Read DDR configuration from uboot

#### => md ffe02000

ffe02000: 0000003f 0000000 0000000 00000000 ... ffe02080: 80014202 0000000 0000000 00000000 ... ffe02100: 00030000 00110104 6f6b8846 0fa8c8cc ..... ffe02110: c700008 24401 40 00441421 0000000 ... ffe02120: 0000000 0c300100 deadbeef 00000000 ... ffe02130: 0300000 0000000 0000000 00000000 ... ffe02160: 00220001 02401400 0000000 00000000 ... ffe02170: 89080600 8675f608 0000000 00000000 ... => md ffe02b00

External Use

57

_											DDR_Controller 1 *			
											Reg. name	Init, vaku		
•••											> DOR1_SDRAM_CFG	47000008		
				0	lk, adj					~	> DOR1_SDRAM_CFG_2	24461050		
	CLK ADJ \ WRLV	Binales	1. Pourler	1.0 miles	212	1.2 outer	5/8 cycles	201 miles	7. curles	1	> DOR1_SDRAM_MODE	00061421		
٢.				-							> DOR1_SDRAM_MODE_2	0000000		
<b>`</b> .	0 clock delay	0/1	0/1	1/1	0/1	0/1	0/1	0/1	0/1	0/1	DOR1_SDRAM_MD_CNTL	00000000		
2.	1/8 clock delay	0/1	1/1	14	0/1	0/1	0/1	0/1	0/1	0/1	> DOR1_SDRAM_INTERVAL	0C300390		
<u>s.</u>	1/4 clock delay	0/1	1/1	1/1	1/1	1/1	0/1	0/1	0/1	0/1 =	> DOR1_DATA_INIT	00000000		
	3/8 clock delay	0/1	1/1	14	1/1	1/1	1/1	0/1	0/1	0/1	> DOR1_SDRAM_CLK_CNT	L 0300000		
	1/2 clock delay	0/1	14	11	1/1	1/1	14	1/1	0/1	0/1	> DOR1_INIT_ADDR	00000000		
	5/8 clock delay	0/1	1/1	4/1	1/1	1/1	1/1	1/1	0/1	0/1	> DOR1_INIT_EXT_ADDRES	5 00000000		
	3/4 clock delay	0/1	0/1	171	1/1	1/1	14	1/1	1/1	0/1	) DOR1_TIMING_CFG_4	00220001		
2	7/8 clock delay	0/1	0/1	0/1	1/1	1/1	1/1	3/1	1/1	0/1	) DOR1_TIMING_CFG_5	02401400		
	1 clock delay	0/1	0/1	0/1	0/1	1/1	1/1	1/1	1/1	0/1	> DOR1_ZQ_CNTL	89060600		
	9/8 clock delay	0/1	0/1	0/1	0/1	0/1		Jac faith	1/1	0/1	> DOR1_WRLVL_CNTL	8655F608		
	5/4 clock delay	0/1	0/1	0/1	0/1	0/1	01	0/1	0/1	0/1	> DOR1_SR_CNTR	00000000		
	11/8 clock delay	0/1	0/1	0/1	0/1						> DOR1_SDRAM_RCW_1	00000000		
	3/2 clock delay										DOR1_SDRAM_RCW_2	00000000		
	13/8 clock delay										> DOR1_WRLVL_CNTL_2	90000000		
			_				-				) DOR1_WRLVL_CNTL_3	00000000		
				н							> DOR1_SDRAM_MODE_3	00000000		
											> DOR1_SDRAM_MODE_4	00000000		
v.											> DOR1_SDRAM_MODE_5	90000000		
			Ub	oot							> DOR1_SDRAM_MODE_6	00000000		
											> DOR1_SDRAM_MODE_7	00000000		
			valu	Ies							DOR1_SDRAM_MODE_8	00000000		
			van	400							> DOR1_DDRDSR_1	00000000		
			_	_							DOR1_DDRDSR_2	00000000		



# **QorlQ Scenario Tool**

. . A Tool in QorlQ Optimization Suite






# **Optimization Suite – Scenarios Tool**

### Customer Benefit:

- System Optimization Cores and SoC
- Complexity Abstraction and ease of use
- Streamlined to solve several performance issues
- Deliver Freescale expertise to users
- Probe-less, field-based usage

### Target areas:

- Select QorIQ devices (P3 T4/B4) and future Layerscape devices
- Linux Systems (focus), but also supports bare metal
- Performance Analysis including visualization




Optimized workflow for efficiently narrowing down performance issues anywhere on the system






# What Is Scenarios Tool?

#### - Visually identify the system level problem areas in seconds.






## How "Counters" Work






# Making Sense of Counter Data



# What Is a Scenario?



#### A Scenario is a CONTAINER of:


- Required counters
- Key events for a measurement
- Counter<->event connections
- Metrics
  - a metric is a math equation of captured event-counts



A GOOD scenario would count and combine (using metrics) all of the information required to measure something useful, such as "cache misses" or "buffer overflows"



# Here Scenarios Tool Measures Cache Accesses



- Imbalance can be seen by analyzing these subsystems:
  - Majority of CPC1 accesses are made by the CPU (top right)
  - Majority of CPC2 access are from Fman and Qman
  - Remainder of the traffic is due to PCI
- LACK OF BALANCED ACCESSES suggests DDR interleaving is not configured properly
- Fixing the configuration provides a performance boost

# **QorlQ Packet Analysis Tool**








# **Packet Analysis Tool**

#### Customer Benefits

- Complexity abstraction and ease of use
- Enables key use cases:
  - Packet-Oriented System Level Performance Analysis
  - SoC Data Plane Configuration Debug
  - Packet Processing Latency Analysis
  - Packet Processing Critical Resource Monitoring

#### Target areas:

- SoC debug/analysis feature enablement
- Linux Systems
- Analysis data interpretation and visualization
- Users
  - External customers
  - Freescale internal developers





### Main Use Cases

Packet Tracing	Shows which parts of the system processes the frames. For example, use this to verify that the frame flow is what you expect.
Lost Packet Analysis	Understand why the frames become "lost" in the system. For example, use this to check how the FM PCD changes affect where frames are sent.
Latency Analysis	Precisely measure the time spent processing frames at various points in the system.
Packet Sequence Analysis	See how an entire sequence of frames was processed. For example, use this to measure the performance of the SEC.
QM Performance Analysis	Use QM profile data to measure the performance of the system, at "data-flow" level.



# **QorIQ DataPath Trace**

- Visibility into FM and QM activities via Nexus Trace
- Trace data
  - Can be collected from a running system
    - Without interrupting it and
    - Without affecting its performance
  - Can be collected to on-board trace buffer
  - Is timestamped so it can be used to precisely measure the timings

#### FM trace

- Optionally output by each FM engine: BMI, KeyGen, Parser, etc.
- Timestamped internally by the FM clock
- The trace data contains: FD, FM port number, NIA, etc.

#### QM trace

- Optionally output by each QM enqueue and dequeue point
- The trace data contains: FQID, channel, frame address, frame length, enqueue/dequeue flag, portal type and number, etc.

### Traced frames

- Only the tagged frames are traced. "Tagged" = FD[DD] bits set
- Rx flow the frames tagged by the FM, as configured by the Packet Analysis Tool
- Other flows the frames tagged by the instrumented software running on the cores



# What Tools Are New





# Why SerDes Configuration and Validation?

- Increased complexity of SerDes module configuration due to:
  - Growth of SerDes IP revisions

External Use

- Growth of SerDes Lane Assignment and Multiplexing
- Configuration problems during board bring-up encountered by customers
- Useful built-in testing capabilities not exposed to customers
- More and more signal integrity problems coming from customers that are harder to debug



# **Solution to Solve these Problems**

- A configuration and validation tool to help:
  - Board bring up and configuration
  - Debug and verify different configuration

External Use


- Silicon validation
- User-friendly interface for SerDes configuration and validation capabilities
- Software to monitor performance of the lanes and report eye quality by rolling out jitter scope features to FAE and customers



# **Objectives**

- SerDes configuration
  - Program SerDes blocks: PLLs, Lanes
  - Cross validation with RCW configuration for SerDes Lanes Mux in PBL
- SerDes validation
  - Execute different testing capabilities
  - Capture jitter scope data samples per each SerDes lane via the SerDes control registers
  - Display as graphs the eye diagram and recovered data stream






# **Configuration and Validation Flow**

External Use | 73

### **SerDes Configuration Wizard Page**

	New QorIQ Configuration Project		
	SERDES Configuration Configured device T4240		5
6	Configure: All SERDES blocks Connection setting Probe type: USBTAP • >>> READ BOARD CONE Read from board OK!		Select SerDes options: • SerDes block • Probe type (usb, gtap, etap)
Press read from board button			7 Status of reading action
	Select all SERDES blocks       Image: Select all SERDES	Cancel	8 Press finish to create SerDes component
<i>freesc</i>	ale <sup>™</sup> External Use   74		

### **Select SerDes Configuration and Validation Panel**




### **SerDes Configuration and Validation Panel**

🚫 Components Library 🚫 Component Inspector - SerDes3 🛛

Basic Advanced

### SerDes Configuration and Validation Lane 0 4 Lane 1 ٩I Lane 2 -€I Lane 3 ٩I Lane 4 ٩I Lane 5 ٩l Lane 6 Lane 7 PLL Тх Rx Тх Тх Rx Тх Тх Rx Тх Тх Тх Rx Rx Rx Rx SRIO 2.5 PCIe 2.5 SRIO 2.5 SRIO 2.5 SRIO 2.5 SRIO 2.5 SRIO 2.5 SRIO 2.5 SR 0 0 0 0 0 0 ۷ 0 0 0 0 0 0 0 0 € € € € € € € € € € € € € € € ~ ~ ✓ ~ ~ $\checkmark$ PLL 1 7 ~ ~ ~ ~ ~ ~ ~ ~ ~ PLL 2 7 111 ₹. Lane 0 Configuration Validation Protocol PCIe Set as first lane Ŧ Transmitter Receiver Outpad Ctrl Enabled Rx Termination HiZ or termination to xcorevss -Ŧ Equalization \* Invert data Invert data Boost Equalization Electrical idle Gaink2 2 Levels Vlow = 65mV Vhigh = 175mV Type Ŧ Treshold Source Use rxeq adaption derived gaink2 -. PreCursor sign Negative -Enter idle filter ~1 microsec Majority Filter 0 Value • PreCursor ratio No equalization -Exit idle filter 80 UI Glitch Free Filter Data stopped Ξ . Gaink3 PostCursor sign Positive -Source Use rxeg adaption derived gaink3 -PostCursor ratio No Equalization -Value 0 • Adaptive equalization 48 -Offset Amplitude reduction 1.0 Source Use rxeq adaption derived eq\_offset Ŧ Value No imposed offset Ŧ







		Lane 1 parameters
Lane 1 Configuration Validation  Protocol PCIe  Transmitter  Outpad Ctrl Enabled  Invert data  Equalization  Type  2 Levels  PreCursor sign  Negative  PreCursor ratio  No equalization  PostCursor ratio  No Equalization  Adaptive equalization  48  Amplitude reduction  1.0	<ul> <li>Set as first lane</li> <li>Receiver</li> <li>Fx Termination HiZ or termination to xcorevss ▼</li> <li>Invert data</li> <li>Electrical idle</li> <li>Treshold Vlow = 65mV Vhigh = 175mV ▼</li> <li>Enter idle filter ~1 microsec Majority Filter ▼</li> <li>Exit idle filter 80 UI Glitch Free Filter Data stopped</li> </ul>	Equaization * Boost Gaink2 Source Use rxeq adaption derived gaink2 • Value 0 • Gaink3 Source Use rxeq adaption derived gaink3 • Value 0 • Offset Source Use rxeq adaption derived eq_offset • Value No imposed offset •
Select desired parameters freescale	l lane	

	SerDes Configuration and Validation											
		Lane 0 4 Lane 1		e 1 📢	▲ Lane 2 ▲		Lane 3		Lane 4			
	PLL	Тx	Rx	Тх	Rx	Тх	Rx	Тх	Rx	Тх	Rx	BIST
Apply		PCIe 2.5	PCIe 2.5	PCIe 2.5	PCIe 2.5	PCIe 2.5	PCIe 2.5	PCIe 2.5	PCIe 2.5	SRIO 2.5	SRIO 2.5	testing
		0	0	0	0	0	0	0	0	0	0	
configuration		Ð	Ð	Ð	Ð	Ð	Ð	Ð	Ð	Ð	Ð	parameters
and start	PLL 1											
	PLL 2 🏹											
validation												
	•							I	11			
	Lane 0 Co	nfiguration	Validation									
						Parameter	-					
						Pattern	MFTP		Loopbac	k DIGITAL	-	
	Test		Rest	ult						DIGITAL	•	
	<b>BIST</b>					Count Win	dow CW_1_	05E_07bits	•			
		r_scope										
	TX F	Pattern Gene	ration			Results						
						Insert Err	or 0		CDF	R Lock		
						Number o	of errors -1		BIST	T Pattern Syr	nc	
						Test result:						
List of tests												



Lane 0 Configuration Validation	
	Parameters
Test     Result       ✓     BIST       ✓     Jitter_scope       ✓     TX Pattern Genera	Pattern MFTP  Loopback DIGITAL Count Window CW_1_05E_07bits
	Results Insert Error Unmber of errors BIST Pattern Sync Test result: BIST TEST PASSED! BIST TEST PASSED! BIST test results



# Use **Dynamic Analysis Tools** on Linux<sup>®</sup>





# Intro to Perf (1)

- Perf is a performance analysis tool that is based on the perf\_events interface made available in Linux Kernels Version 2.6 and higher
- Perf is a user space utility that is part of the kernel repository. Typically you'd obtain Perf with your Linux kernel
- The interface between a Perf utility and the kernel consists of one syscall and is done via a file descriptor and a mmapped memory region (maps file into memory)



# Intro to Perf (2)

• Perf

https://perf.wiki.kernel.org/index.php/Main\_Page

- The Perf command on a command line interface: usage: perf [--version] [--help] COMMAND [ARGS]
- Perf is used with several commands:

'stat': obtain event counts.


- 'top': see live event count.
- 'record': record events for later reporting.
- 'report': break down events by process, function, etc.
- 'annotate': annotate assembly or source code with event
   counts.
- 'sched': tracing/measuring of scheduler actions and latencies.
- 'list': list available events.



### Intro to Perf (3)

 Freescale's QorIQ Performance Analysis tools provide a user interface that hides much of the complexity. It provides App Notes and User Manuals too. Search for "PE\_QORIQ\_SCENT" on www.freescale.com:

http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=PE\_QORIQ\_SCENT





### Intro to Valgrind Memcheck (1)

- Valgrind is an instrumentation framework for building dynamic analysis tools
- Valgrind is a collection of tools for dynamic analysis including these and more:
  - Memcheck detects memory management problems
  - Cachegrind a cache profiler
  - Massif a heap profiler
  - Helgrind thread debugger which finds data races in multithreaded programs
- This session will focus on Valgrind Memcheck



# Intro to Valgrind Memcheck (2)

- The Valgrind project is located at:
  - http://valgrind.org/
  - You can download a version from there or from the SDK for your silicon product
- The Valgrind Memcheck command on a command-line interface. Memcheck is the default tool:

```
usage: valgrind [--version] [--help] [--tool=memcheck] foo
 [foo's args]
```

- Memcheck can detect:
  - Use of uninitialised memory
  - Reading/writing memory after it has been freed
  - Reading/writing off the end of malloc'ed blocks
  - Reading/writing inappropriate areas on the stack
  - Memory leaks -- where pointers to malloc'ed blocks are lost forever
  - Mismatched use of malloc/new/new [] vs. free/delete/delete []
  - Overlapping src and dst pointers in memcpy() and related functions
  - Some misuses of the POSIX pthreads API





### **Benefits of Using Open Source Tools**

- Open source tools are tools where the source code is published and available to view, use, modify, and redistribute. The tool is maintained by a collaborative community
- These are some of the benefits of using open source tools:
  - Free of charge
  - Source code is available to view, use, modify, and redistribute
  - Technical development by involvement with a community of experts
- These are some of the costs of using open source tools:
  - When something goes wrong, you can't call the vendor for support
  - You have to consider licensing terms when distributing software
  - You should contribute changes to the community







www.Freescale.com

© 2015 Freescale Semiconductor, Inc. | External Use