How to do LPDDR4 DQ Swapping in S32G

Yangrui Nov 2022





SECURE CONNECTIONS FOR A SMARTER WORLD

GENERAL BUSINESS INFORMATION

Problem Background



Problem Background

- 1. Customer report ddr initialization failed issue when running ATF in their board;
- 2. Suggested them to do LPDDR4 Firmware_Init_Test but still failed;
- 3. They used "MT53E1G32D2FW-046", the LPDDR4 parameter is the same as "MT53D1024M32D4DT-046" in RDB3;
- 4. Customer just changed "DQ Swapping" in their board;





You should create new S32G S32DS project firstly, then you can open DDR tool as following:

For example: if you just install "S32DS.3.5.exe", you should install "SW32G_S32DS_3.5_D2207.zip" and "SW32_RTD_4.4_3.0.4_DS_updatesite_D2207.zip", then create new S32G project firstly.





You can change DQ Swapping sequence as following, please caution that: the fixed upper line means Data Pins in LPDDR4 side, you can just change Data Pins sequence in S32G Side:





You can do LPDDR4 Firmware_Init_Test, this is basic test, you should confirm this test can be passed in your board, otherwise you should check your "S32G + LPDDR4" related hardware based on hardware design guide:

🞇 workspaceS32DS.3.5 - S32G3_R	GB_LED_M7_0_M7_0/Project_Settings/Linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_Files/linker_F
File Edit Navigate Search Pro	oject ConfigTools Run Window Help
📑 👻 🔚 🕼 🔤 🖬 IPCF_Example	e_multi_instance_S32C 🗸 🔺 🛃 🕑 Update Code
🗯 DDR View 🗱 Validation 🛛	
Scenarios	Result
🔽 🗖 Firmware Init test	
Init Diags Operational Shmo	
	Ctart Validation
۵ 	



6 GENERAL BUSINESS INFORMATION

If you encounter LPDDR4 Firmware_Init_Test failed issue:

1). You should double confirm "DDR View configuration" firstly;

2). You can do "phy vref shmoo" and replace the phy quotient default value with the shmoo test result;

Scenarios	Result Test Test ref		Results Choose Optimizing Phy Pass / Total P	y Vref	tient
Init Diags Operational S	hmoo Start Validation		Legend:]	
Connections:			Summary Log	IS	
Serial		~	Passed 0 (0.0%	b)	
			Script	Run	Elaps
Select COM port:	None	✓	Phy Init	1	N/A
Scanning completed.	No COM ports were found.		<		

Initial Board Settings		
PHY ODT Impedance	60 Ohm	
PHY Drive Strength	40 Ohm	
PHY Vref Quotient	0x18	
PHY Vref	0.206 V	
DRAM ODT Impedance	40 Ohm	
DRAM Drive Strength	40 Ohm	
CA Vref Training	yes	
	•	



If you encounter LPDDR4 Firmware_Init_Test failed issue:

3). You can try to lower LPDDR4 Clock Cycle Freq to 800MHz, default is 1600MHz;

 Device I 	Information
------------------------------	-------------

Clock Cycle Freq (MHz)
DDR_CLK frequency
Density per channel (Gb)
Number of ROW Addresses
Number of Chip Selects used
Number of Channels
Number of COLUMN Addresses
Number of BANK addresses

800 MHz	
400MHz	
8G	
16	
2	
2	
10	
3	





SECURE CONNECTIONS FOR A SMARTER WORLD