


**Table of Contents**

2	Notes/ Block Diagram
3	Main MCU

**Revisions**

Rev	Description	Date	Approved
X1	Initial Design Release	19-Mar-15	Antonio Quiroz
X2	BOM Update	24-Mar-15	Antonio Quiroz
X3	BOM Update / Layout Update	08-April-15	Antonio Quiroz
A	Production Release	27-July-15	Antonio Quiroz


# X-KW2X-SEN-RD











		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		<small>This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.</small>	
ICAP Classification: FCP: FUG: X PUB:			
Designer: Antonio Quiroz	Drawing Title: <b>X-KW2X-SEN-RD</b>		
Drawn by: Antonio Quiroz	Page Title: <b>TITLE PAGE</b>		
Approved: Antonio Quiroz	Size C	Document Number SCH-28766 PDF: SPF-28766	Rev A
Date: Monday, July 27, 2015 Sheet 1 of 3			

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.

2. Special signal usage:  
\_B Denotes - Active-Low Signal  
<-> or [] Denotes - Vectored Signals

3. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.





**freescale**

ICAP Classification: FCP: FIUC: X PUBL:

Drawing Title: **X-KW2X-SEN-RD**

Page Title: **Main MCU**

Size C	Document Number SCH-28766 PDF: SPF-28766	Rev A
--------	--	-------

Date: Monday, July 27, 2015 Sheet 3 of 3