

DEVKIT-MPC5748G

Table Of Contents:

Power - Main input, 5V and 3.3V regulator	Sheet 2
Power - MCU Power	Sheet 3
Power - MCU Decoupling	Sheet 4
Reset and JTAG	Sheet 5
Clocks	Sheet 6
MCU GPIO 1	Sheet 7
MCU GPIO 2	Sheet 8
Comms 1 - CAN and LIN	Sheet 9
Comms 2 - OpenSDA	Sheet 10
Comms 3 - USB Host Interface (device footprints only)	Sheet 11
Comms 4 - Ethernet (RMII Mode)	Sheet 12
Comms 5 - FlexRay	Sheet 13
User - Switches, LED's and Potentiometer	Sheet 14
User - GPIO Connectors	Sheet 15

Caution:

These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

Notes:

- All components and board processes are to be ROHS compliant
- All small capacitors are 0402 unless otherwise stated
- All resistors are 0603 5% 0.1w unless otherwise stated. All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
- 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in *ITALICS*

Revision Information

Rev	Date	Designer	Comments
X1	23 Sep 2015	Catalin Neacsu	Initial release
X2	24 Sep 2015	Catalin Neacsu	Further changes. Decreased component size where possible.
X3	29 Sep 2015	Catalin Neacsu	Changed ethernet page. Changed caps around Q50 Rearranged GPIOs on page 15. Added more LEDs on page 14
X4	02 Oct 2015	Catalin Neacsu	Changed U50, USB connectors, ETH Connector, BOM optimization
X5	05 Oct 2015	Catalin Neacsu	Changed PN of U11 and C23
X6	07 Oct 2015	Catalin Neacsu	Small visual updates
X7	08 Oct 2015	Catalin Neacsu	Add separation resistors for USB interface, U50
X8	12 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization
X9	14 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization, better cost
X10	21 Oct 2015	Catalin Neacsu	Updated IO connections per Jesus Sanchez's request Added TP on page 3 per Ruiz Ricardo's request
X11	27 Oct 2015	Catalin Neacsu	Changed Power Supply page Added one user led
X12	28 Oct 2015	Catalin Neacsu	Changed PN for P2 and P7
X13	30 Oct 2015	Catalin Neacsu	Changed Power Supply page to allow supply selection
X14	02 Nov 2015	Catalin Neacsu	BOM Optimization
X15	03 Nov 2015	Catalin Neacsu	PN change for L1
X16	23 Dec 2015	Catalin Neacsu	Added Open SDA block Implemented other feedback
X17	06 Jan 2016	Catalin Neacsu	Implemented OpenSDA feedback
X18	08 Jan 2016	Catalin Neacsu	Changed some ICs to their NXP equivalent
X19	15 Jan 2016	Catalin Neacsu	P12, Y50 add GND connections. JTAG connector 14 pins
A	26 Jan 2016	Catalin Neacsu	Prototype Release
A1	13 Jun 2016	Jun Qiao	Update with Flexray, OpenSDA, Ethernet, LED, Buttons, GPIO.
A2	20 Jun 2016	Jun Qiao	Update with OpenSDA, GPIO connectors.
B	24 Jun 2016	Jun Qiao	Pilot Release

3 Different test points used in design:

TPVx - Through Hole Pad small


TPHX - Through Hole Pad Large (for standard 0.1" header).
Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop

TPV?

TPHS


TP?

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: C Neacsu		Drawing Title: DEVKIT-MPC5748G	
Drawn by: C Neacsu		Page Title: Index and Title Page	
Approved: Pissas Philip	Size B	Document Number SCH-29030 PDF: SPF-29030	Rev B
Date:	Monday, June 27, 2016	Sheet	1 of 15

Power Input and Voltage Regulators

12V Power Supply Input 5V Switching Regulator

Input Voltage 12V, Output 5V at 1800mA




LAYOUT NOTE:
ADD Graphical silk:

Layout note: follow IC datasheet recommendations for PCB layout and thermal dissipation

Board supply selection


Select between USB and external 12V

1-2 -> external 12V
2-3 -> USB/UART connector




Power Control

Jumpers can be fitted to facilitate power measurements




Test and reference points




3.3V Switching Regulator

Input Voltage 5V, Output 3.3V at 1600mA



Layout note: follow IC datasheet recommendations for PCB layout and thermal dissipation

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer:		ICAP Classification: CP: IJO: X PUBL:		
Brwn by:		DEVKIT-MPC5748G		
Approved:		Page Title: Power Input, 5V, 3.3V Reg		
Date: Friday, June 24, 2016		Size	Document Number SCH-29030 PDF: SPF-29030	Rev B
Sheet 2 of 15		Date: Friday, June 24, 2016 Sheet 2 of 15		

Calypso MCU Power Connections

Power Supply Constraints:


- If VDD_HV_A is driven from 3.3V, VDD_HV_FL_A must also be supplied from 3.3V
- If VDD_HV_A is driven from 5V, the VDD_HV_FL_A pin must be disconnected from 3.3V
- Don't attempt to over drive an analogue pad to 5V when the digital VDD_HV_x supply is set to 3.3V. This will trigger the ESD protection on that pad. For example if VDD_HV_A is set to 3.3V and the analogue supplies are set to 5V, you cannot drive 5V into a pad in the VDD_HV_A domain

Default Configuration:

- ALL MCU supply voltages are set to 3.3V (ADC0, ADC1, VDD_HV_A, VDD_HV_B, VDD_HV_C, VBallast)
- VDD_HV_FL_A = External 3.3V supplied (jumper fitted)

The analogue pins can only be driven to the same voltage as the VDD_HV_x domain they are situated in (ie max 3.3V) so makes sense for the analogue supply and reference to be 3.3V

[2] MCU_3V3
[2] MCU_5V0



PPC5748GSK0MKU6


Notes on signal Grounds:

- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue ground plane with single entry point (or ferrite) to digital ground plane.

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:		ICAP Classification: CP: IJO: X PUBL:	
Drawing Title:		DEVKIT-MPC5748G	
Brwn by:		Page Title:	
		Calypso MCU Power	
Approved:		Size: Document Number: SCH-29030 PDF: SPF-29030	
		Rev B	
Date: Friday, June 24, 2016		Sheet 3 of 15	

Calypso MCU Decoupling and bulk storage

ADC




Place small Caps as close as possible to MCU pins


Flash



VDD_HVA




VDD_HVB




One 0.1uF cap per VDD_HV_x pin. Place as close as possible to pin


VDD_LV



VDD_LV (1.25V) Decoupling. Place one of the 0.1uF caps close to each VDD_LV pin. Place the 0.68uF caps on each side of the package such that there is no cap on the side with the ballast transistor
(For regulator stability the total capacitance should be around 2.2uF).

LP Internal Reg Cap



		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer:	ICAP Classification: CP: IJO: X PUB:			
Drawn by:	Drawing Title: DEVKIT-MPC5748G			
Approved:	Page Title: Calypso MCU Decoupling			Rev B
Date:	Friday, June 24, 2016	Size	Document Number SCH-29030 PDF: SPF-29030	Sheet 4 of 15

Reset and External Clock In

Reset is in the VDD_HVA domain.

Reset Input / Output






Table 13-3. Functional terminal state during power-up and reset

TERMINAL TYPE ¹	POWERUP pad state ²	RESET pad state	DEFAULT pad state ³	Comments
RESET	strong pull-down	strong pull-down	weak pull-up	functional reset pad.
PORST ⁴	Weak pull down	Weak pull up	weak pull-up	power on reset pad.
GPIO	high impedance	high impedance	high impedance	by default, but configurable for STANDBY exit
ANALOG	high impedance	high impedance	high impedance	-
EOUT0, EOUT1	high impedance	high impedance	high impedance	-
TCK	high impedance	weak pull-up	weak pull-up	-
TMS	high impedance	weak pull-up	weak pull-up	-
TDI	high impedance	weak pull-up	weak pull-up	-
TDO	high impedance	high impedance	high impedance	-
TCK_ALT	high impedance	weak pull-up	weak pull-up	-
TMS_ALT	high impedance	weak pull-up	weak pull-up	-
TDI_ALT	high impedance	weak pull-up	weak pull-up	-
TDO_ALT	high impedance	high impedance	high impedance	-

JTAG Standard 14-pin Connector






Automotive Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598


This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer:	Drawing Title: DEVKIT-MPC5748G			
Brwn by:	Page Title: Reset Circuitry & External Clock In, JTAG			
Approved:	Size	Document Number	SCH-29030	PDF: SPF-29030
Date:	Friday, June 24, 2016	Sheet	5	of 15

Clocks




		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:		ICAP Classification: CP: IJO: X PUB:	
Drawing Title:		DEVKIT-MPC5748G	
Brawn by:		Page Title: Clocks	
Approved:		Size	Document Number SCH-29030 PDF: SPF-29030
Date:		Friday, June 24, 2016	Rev B
Sheet		6	of 15




		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78755-5098	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:	ICAP Classification: CP	IUC: X	PUBI:
Drawing Title: DEVKIT-MPC5748G			
Drawn by:	Page Title: Calypto GPIO 1of2		
Approved:	Size: SCH-29030	Document Number: PDF: SPF-29030	Rev B
Date: Friday, June 24, 2016	Sheet: 7	of 15	

Calypso GPIO 2 of 2

Key to text colours:
 Purple - Comms Physical Interfaces
 Orange - Other Peripherals and I/O
 Blue - Debug (JTAG & Nexus)
 Black - Clock, Reset and Control
 RED - I/O Matrix and other functions (eg LED)
 Green - I/O Matrix (dedicated)




		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:		ICAP Classification: CP: IJO: X PUBL:	
Drawing Title:		DEVKIT-MPC5748G	
Brwn by:		Page Title: Calypso GPIO 2of2	
Approved:		Size	Document Number SCH-29030 PDF: SPF-29030
Date:		Friday, June 24, 2016	Sheet 8 of 15
		Rev B	

CAN & LIN Physical


CAN0 Physical Interface

VDD - 5.0V input supply for CAN transceiver (4.5 to 5.5V)
 VI/O - determines the signal level on MCU TX and RX pins and can range from 2.8 to 5.5V
 STB - High for Standby mode, pulled low for normal mode.



CAN termination resistor footprint. Place on underside of PCB

LINO Physical Interface



MC33662LEF LIN transceiver is newer version of 33661 offering:

- Full LIN compliance (33661 no longer compliant)
- Improved ESD protection on LIN pin up to 15KV
- Improved ESD on Wake and VSUP Pins
- Other EMC and performance improvements


See freescale.com for more details

All CAN and LIN signals are in power domain VDD_HV_A.

All interfaces will work at 3.3V or 5.0V (PER_HVA)

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:		ICAP Classification: CP: IUO: X PUBL:	
Drawing Title:		DEVKIT-MPC5748G	
Brwn by:		Page Title: CAN and LIN	
Approved:		Size: Document Number SCH-29030 PDF: SPF-29030	
Date: Friday, June 24, 2016		Rev B	
Sheet 9 of 15			

OpenSDA interface




NXP		Automotive Product Group 601 Willem van der Meulenweg Amsterdam, The Netherlands www.nxp.com	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Design:	Doc No:	DEVKIT-MPC5748G	
Drawn by:	Page No:	OpenSDA	
Approved:	Rev:	Document Number:	SCM29030 PDF: SPF 29030
Issue:	File:	Rev:	19 of 19

USB (Type A Host and Type AB OTG)

USB Signals are in power domain VDD_HV_A

The USB interface only supports 3.3V operation. All I/O signals must be 3.3V. If VDD_HVA is set to 5V, USB MCU pads must be left as tri-state with no pullups or series resistors to be removed



(Layout Note: Place Series Termination resistor (30 Ohm) close to USB IC)

(Select 60MHz CLKOUT with 24MHz XTAL)


(Layout Note: Route USB_N and USB_P with 90 Ohm Differential Pair. Keep tracks as short as possible)

Layout Note: Place caps & resistor as close to device as possible

General Layout Note. Recommendation is to keep all tracks between MCU and USB PHI less than 3"

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.				
Designer:		ICAP Classification: CP: IJO: X PUBL:		
Drawing Title:		DEVKIT-MPC5748G		
Brwn by:		Page Title: USB Type A / Type AB		
Approved:		Size Document Number SCH-29030 PDF: SPF-29030		Rev B
Date: Friday, June 24, 2016		Sheet 11 of 15		

Ethernet Physical Interface



Layout Note:
PLEASE ROUT TX/RX N/P SIGNALS STRAIGHTFORWARD AND AVOID T-STUBS ON RESISTOR PAD INTERCONNECTION

Layout Note:
100 Ohm Differential Pair. Keep tracks as short as possible. Match pair within 5 mils

[5] RST-OUTx
[8,15] PH11

PHY_RESET_B must be a GPIO toggled after CLKIN is active.

PHY_INT_1
MCU can drive the Pullup required by this signal

Reset Control:
- Reset from MCU Reset Out (will reset with MCU)
- Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78755-5098	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer:	Drawing Title:	ICAP Classification: CP- IUC: X PUBI:	
Drawn by:	Page Title:	DEVKIT-MPC5748G Ethernet	
Approved:	Size	Document Number	Rev B
Date:	Monday, June 27, 2016	SCH-29030 PDF: SPF-29030	Sheet 12 of 15




FlexRAY Physical Interface

All Signals are in power domain VDD_HV_A.

FlexRAY interface will work at 3.3V or 5.0V (PER_HVA)


Note on VBAT:
 - Operational range is 4.45V to 60V
 - Undervoltage detection is max 4.715V

On EVB this is supplied from 5v, In theory this should be to battery with 60uS delay between applying Vbat and I/O voltages. If necessary, 12V can be externally supplied by removing the resistor and connecting pad to 12v



MODE	EN	STBN
Normal	1	1
Rec Only	0	1
Go to Sleep	1	0
Sleep	0	0

BGE: Bus Guardian Enable. Pull high to enable transmitter
 STBN: Standby Input. Pull High for non standby mode
 EN: Enable Input. PULL high to enable




Bus voltage +/- 12V (VBAT = 12v)
 Components spec'd for 12V operation

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer:		ICAP Classification: CP: IJO: X PUBL:	
Drawing Title:		DEVKIT-MPC5748G	
Brwn by:		Page Title:	
		FlexRAY Physical Interface	
Approved:		Size Document Number SCH-29030 PDF: SPF-29030	
		Rev B	
Date: Friday, June 24, 2016		Sheet 13 of 15	


User Peripherals (Led's, Switches and ADC Pot)

Switches are hard wired to 3.3V rather than 5V so it's not possible to drive 5V into a 3.3V pad (which would cause damage)
 Similarly, the LED's are active low with 3.3v supply so can be safely coupled to pads on either 3.3V or 5V domains
 The ADC input is limited to 3.3V, again to prevent driving 5V into a 3.3V pad which would cause damage


User LED's (Active Low)




ADC Input Pot and Test Point




User Pushbutton Switches (Active High)



		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer:		ICAP Classification: CP: IJO: X PUBL:		
Drawing Title:		DEVKIT-MPC5748G		
Brwn by:		Page Title: User Peripherals		
Approved:		Size	Document Number	Rev B
Date: Monday, June 27, 2016		SCH-29030	PDF: SPF-29030	Sheet 14 of 15

GPIO Connectors



		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
Designer:	ICAP Classification: CP: IJO: X PUBL:			
Brwn by:	DEVKIT-MPC5748G			
Approved:	Page Title: GPIO Connectors			Rev B
Date:	Monday, June 27, 2016	Size:	Document Number: SCH-29030	PDF: SPF-29030
Sheet 15 of 15				