

[Home](#)[Blogs](#)[Forums](#)[Projects](#)[Downloads](#)[FAQ](#)[My Account](#) [Search](#)

LPC1114 SSP TX FIFO clear

[Home](#) » [Forums](#) » [Microprocessor Forums](#) » [lpc11xx](#)[Login](#) or [register](#) to post comments3 replies [[Last post](#)]

Wed, 2014-10-22 01:41

romko

Joined: 2013-04-13

Offline

Posts: 2

Hi,

I have implemented SPI slave device on my LPC1114 processor. My system put data to the SSP TX FIFO on the TXMIS (TX FIFO is at least half empty) interrupt. So it is always "pumping" data to the TX FIFO.

For providing packet integrity I need somehow reset data that already exists in the TX FIFO in case when some error occurred. For now I haven't find better solution than resetting complete SSP peripheral by

```
LPC_SYSCON->PRESETCTRL &= ~(0x01 << 0);
LPC_SYSCON->PRESETCTRL |= (0x01 << 0);
```

Is the better way to clear SSP TX FIFO ?

Average:

Your rating: None

[Top](#)[Login](#) or [register](#) to post comments

Comment viewing options

Flat list - expanded

Date - oldest first

50 comments per page

[Save settings](#)

Select your preferred way to display the comments and click "Save settings" to activate your changes.

Wed, 2014-10-22 09:35

#1

**NXP_Paul**

Offline

Joined: 2011-10-04

Posts: 123

Using the PRESETCTRL register is the best way that I am aware of to reset the SSP peripheral.

User login

username

password

[Log In](#) Remember me[Create new account](#)[Request new password](#)

Search the forums



New forum topics

- [LPC11C24 - UART configure as RS485 or RS232](#)
- [LPC4333 high-speed USB](#)
- [I cannot get SPI0 to work on LPC1769](#)
- [\[SOLVED\] Dead LPC1114](#)
- [LPC 1768 for high speed SPI](#)
- [WriteEP USB](#)
- [Boot pins on the LPC4370](#)
- [LPC4370 ADCHS hardware triggering](#)
- [LPC4370 library is a ported of the emlib for lpc1768](#)
- [Making changes and customising the INF file](#)
- [LPC1114 SSP TX FIFO clear](#)
- [SRAM error](#)
- [Quick-Jack iOS receive error](#)

feedback

Paul

[Top](#)

[Privacy](#) | [Terms of Use](#)

- can not configure PLL for
- sysCLK=30MHz by set_pll(ROM-API
- Flash Magic 8.26 Released

Copyright ©2014 LPCWare

feedback