



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	- U4 (A71x) chip SPI_CLK pd to gnd; - add 3-pos JS20 to RESETn; sht 5	12/23/2014	
A1	- change JS16 default to 2-3; sht 6	02/02/2015	
A2	- change JS20 default to 2-3; sht 5	02/03/2015	
A3	- corrected refdes in notes; sht multiple	02/19/2015	
B	- Add hdr JP9 to do Uart ISP Boot; sht 4 - Add hdr JP8 to select Uart 0 port; sht 4 - Add VDDR/VDDIO current monitor crkt; sht 8	04/28/2015	


**Notes:**  
 1) "DNI" = Do Not Install by default  
 2) "JSx" solder jumpers use 0ohm resistor for default strapping.





**Link +3.3V Power**



**Target +3.3V Power**




**Power-On LED**



**USB Device  
Micro-B**

CONTRACT NO.		LINK2 LPC4322 / USB / Power	
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	d.consiglio 5/1/2015		
CHECKED			
ISSUED	05/01/2015	SIZE	FSCM NO.
		D	
		DWG. NO.	REV
		LPCXpresso43/18xx v3	B
		SCALE	SHEET 1 OF 08

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



U9 LPC4322JET100

P0[0]_/_GPIO0[0]/SSP1_MISO/ENET_RXD1/SGPIO0	G2
P0[1]_/_GPIO0[1]/SSP1_MOSI/ENET_TXEN/SGPIO1	G1
P1[0]_/_GPIO0[4]/CTIN_3/EXTBUS_A5	H1
P1[1]_/_GPIO0[8]/CTOUT_7/EXTBUS_A6/SGPIO8	K2
P1[2]_/_GPIO0[9]/CTOUT_6/EXTBUS_A7/SGPIO9	K1
P1[3]_/_GPIO0[10]/CTOUT_8/SGPIO10/EXTBUS_OE	J1
P1[4]_/_GPIO0[11]/CTOUT_9/SGPIO11/EXTBUS_BLS0	J2
P1[5]_/_GPIO0[8]/CTOUT_10/NC/EXTBUS_CS0	J4
P1[6]_/_GPIO0[9]/CTIN_5/NC/EXTBUS_WE	K4
P1[7]_/_GPIO0[10]/U1_DSR/CTOUT_13/EXTBUS_D0	G4
P1[8]_/_GPIO0[11]/U1_DTR/CTOUT_12/EXTBUS_D1	G5
P1[9]_/_GPIO0[12]/U1_RTS/CTOUT_11/EXTBUS_D2	H5
P1[10]_/_GPIO0[13]/U1_RI/CTOUT_14/EXTBUS_D3	J5
P1[11]_/_GPIO0[4]/U1_CTS/CTOUT_15/EXTBUS_D4	H6
P1[12]_/_GPIO0[15]/U1_DCD/NC/EXTBUS_D5	J7
P1[13]_/_GPIO0[16]/U1_TXD/NC/EXTBUS_D6	K7
P1[14]_/_GPIO0[17]/U1_RXD/NC/EXTBUS_D7	H8
P1[15]_/_GPIO0[2]/U2_TXD/SGPIO2/ENET_RXD0	K8
P1[16]_/_GPIO0[3]/U2_RXD/SGPIO3/ENET_RX_DV	H9
P1[17]_/_GPIO0[12]/U2_UCLK/NC/ENET_MDIO	H10
P1[18]_/_GPIO0[13]/U2_DIR/NC/ENET_TXD0	J10
P1[19]_/_ENET_TX_REF_CLK/SSP1_SCK/CLKOUT/I2S1_RX_SCK	K9
P1[20]_/_GPIO0[15]/SSP1_SSEL/NC/ENET_TXD1	K10

U9 LPC4322JET100

TARGET_UART_RXD	G10
TARGET_UART_TXD	G7
TARGET_UART_CTRL	F5
NC	D8
NC	D9
JTAG_RESET	D10
JTAG_RESET_TXEN	G9
Link2_ISP_BOOT	C10
BOOT2	C6
BOOT3	B10
ISP_CTRL	NC
IF_DETECT	R33
1.5Kohms	A10
SSP0_SCK_LINK	NC
SSP0_MISO_LINK	NC
SSP0_MOSI_LINK	NC
SSP0_SSEL_LINK	NC
P2[0]_/_SGPIO4/U0_TXD/EXTBUS_A13/USB0_PWR_EN	G7
P2[1]_/_SGPIO5/U0_RXD/EXTBUS_A12/USB0_PWR_FAULT	G7
P2[2]_/_SGPIO6/U0_UCLK/EXTBUS_A11/USB0_IND1	D8
P2[3]_/_SGPIO12/I2C1_SDA/U3_TXD/CTIN_1	D9
P2[4]_/_SGPIO13/I2C1_SCL/U3_RXD/CTIN_0	D10
P2[5]_/_SGPIO14/CTIN_2/USB1_VBUS/ADCTRIG1	G9
P2[6]_/_SGPIO7/U0_DIR/EXTBUS_A10/USB0_IND0	C10
P2[7]_/_GPIO0[7]/CTOUT_1/U3_UCLK/EXTBUS_A9	C6
P2[8]_/_SGPIO15/CTOUT_0/U3_DIR/EXTBUS_A8/GPIO5[7]	B10
P2[9]_/_GPIO0[10]/CTOUT_3/U3_BAUD3/EXTBUS_A0	E8
P2[10]_/_GPIO0[14]/CTOUT_2/U2_TXD/EXTBUS_A1	A9
P2[11]_/_GPIO0[11]/CTOUT_5/U2_RXD/EXTBUS_A2	B9
P2[12]_/_GPIO0[12]/CTOUT_4/NC/EXTBUS_A3	B9
P2[13]_/_GPIO0[13]/CTIN_4/NC/EXTBUS_A4	A10
P3[0]_/_I2S0_RX_SCK/I2S0_RX_MCLK/I2S0_TX_SCK/I2S0_TX_MCLK	A8
P3[1]_/_I2S0_TX_WS/I2S0_RX_WS/CAN0_RD/USB1_IND1/GPIO5[8]	F7
P3[2]_/_I2S0_TX_SDA/I2S0_RX_SDA/CAN0_TD/USB1_IND0/GPIO5[9]	G6
P3[3]_/_SPI_SCK/SSP0_SCK/SPIFI_SCK	A7
P3[4]_/_GPIO0[14]//SPIFI_SIO3	B8
P3[5]_/_GPIO0[15]//SPIFI_SIO2	B7
P3[6]_/_GPIO0[6]/SPI_MISO/SSP0_SSEL/SPIFI_MISO	C7
P3[7]_/_SPI_MOSI/SSP0_MOSI/SPIFI_MOSI	D7
P3[8]_/_SPI_SSEL/SSP0_MOSI/SPIFI_CS	E7

U9 LPC4322JET100

P6[0]_/_I2S0_RX_MCLK//I2S0_RX_SCK	H7
P6[1]_/_GPIO3[0]/EXTBUS_nDYCS1/U0_UCLK/I2S0_RX_WS	G5
P6[2]_/_GPIO3[1]/EXTBUS_CKEOUT1/U0_DIR/I2S0_RX_SDA	J9
P6[4]_/_GPIO3[3]/CTIN_6/U0_TXD/EXTBUS_nCAS	F6
P6[5]_/_GPIO3[4]/CTOUT_6/U0_RXD/EXTBUS_nRAS	F9
P6[9]_/_GPIO3[5]/NC/NC/EXTBUS_nDYCS0	F8
P6[11]_/_GPIO3[7]/NC/NC/EXTBUS_CKEOUT0	C9
PF[4]_/_SSP1_SCK/SPIFI_CLKIN/TRACECLK//I2S_TX_MCLK/I2S_RX_MCLK	H4

**Buffer Pwr Select (JP1)**  
 On-board Target 1 - 2 (default)  
 Off-board Target 2 - 3

**Link2 LPC4322 Boot mode**  
 DFU USB0 = B3:0 = 0101






**Link2 probe connected to: (JP2)**  
 On-board Target - open (default)  
 Off-board Target - short

LPC433xJET100 Target does not have parallel trace.

CONTRACT NO.		LINK2 LPC4322 Peripherals / debug buffer	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	5/1/2015	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE	DWG. NO.
ISSUED	05/01/2015	D	LPCXpresso43/18xx v3
		SCALE	SHEET 2 OF 08






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

### Target Hi-SpeedUSB Device / Host Micro-AB





CONTRACT NO.		Target LPC433x / Power / USB			
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/			
DRAWN	5/1/2015				
CHECKED					
ISSUED	05/01/2015				
SCALE		SIZE	FSCM NO.	DWG. NO.	REV
		D		LPCXpresso43/18xx v3	B
SHEET 3 OF 08					

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




Mode	P2_7	P2_9	P2_8	P1_2	P1_1
No ISP	high	X	X	X	X
Flash boot	low	low	high	low	high
ISP USB	low	low	low	low	high
ISP SPIFI	low	low	low	low	low
ISP USART0	low	low	low	low	low




CONTRACT NO.		LPC433x Target Peripherals / Boot select	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	5/1/2015	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE	D
ISSUED	05/01/2015	DWG. NO.	LPCXpresso43/18xx v3
		REV	B
SCALE		SHEET	4 OF 08

### SPI / I2C header (PMOD compatible)




PMOD pin function	LPC43xx supported function
Pin 1: GPIO/SPI-SSEL(out)/UART-CTS(in)	GPIO/SPI-SSEL(in/out)
Pin 2: GPIO/SPI-MOSI(out)/UART-TXD(out)	GPIO/SPI-MOSI(in/out)
Pin 3: GPIO/SPI-MISO(in)/UART-RXD(in)	GPIO/SPI-MISO(out/in)
Pin 4: GPIO/SPI-SCK(out)/UART-RTS(out)	GPIO/SPI-SCK(in/out)
Pin 5: GND	GND
Pin 6: VCC(3.3V)	VCC(3.3V)
Pin 7: GPIO/INT(in)	GPIO/INT(out/in)
Pin 8: GPIO/RESET(out)	GPIO/RESET(out)
Pin 9: GPIO/SCL	SCL
Pin 10:GPIO/SDA	SDA
Pin 11:GND	GND
Pin 12:VCC(3.3V)	VCC(3.3V)

### NXP A70xx / A71 secure MCU






CONTRACT NO.		NXP A7xxx security / Pmod interfaces				
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 <a href="http://www.standardics.nxp.com/microcontrollers/">www.standardics.nxp.com/microcontrollers/</a>				
DRAWN	d.consiglio					5/1/2015
CHECKED						
ISSUED	05/01/2015					
		SIZE	FSCM NO.	DWG. NO.	REV	
		D		LPCXpresso43/18xx v3	B	
		SCALE			SHEET 5 OF 08	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



CONTRACT NO.		Ethernet PHY	
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 <a href="http://www.standardics.nxp.com/microcontrollers/">www.standardics.nxp.com/microcontrollers/</a>	
DRAWN	d.consiglio 5/1/2015		
CHECKED			
ISSUED	05/01/2015		
		SIZE	REV
		D	B
		SCALE	SHEET 6 OF 08

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




CONTRACT NO.		Shield Receptacles; FTDI	
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	d.consiglio 5/1/2015		
CHECKED		SIZE	FSCM NO.
ISSUED	05/01/2015	D	LPCXpresso43/18xx v3
SCALE		SHEET 7 OF 08	

REVISIONS		DATE	APPROVED
REV	DESCRIPTION		

LPC43/18xx VDDREG Current measurement				
LPC43/18xx				ADC111S021 12bit ADC
Vsense (1) voltage 1-lsb	JP7 open LPC43/18xx Current 1-lsb	JP7 shunted LPC43/18xx Current 1-lsb	maximum current	ADC input 1- lsb 800uV
32uV	12.6uA	57.55uA	235mA	


Tables need to be update once current range high / low are set.

(1) Vsense voltage is between U7 RS+ to RS-. Total Rvsense = R37 + (R38 || JP7).



JP7 Setting

VDD LPC43/18xx (current range)	JP7	Total Rvsense (ohms)
12.6uA - 52mA	open	2.56
58uA - 235mA	shunted	0.56



JP9 Setting

VDD LPC43/18xx (current range)	JP9	Total Rvsense (ohms)
4uA - 16mA	open	8.24
8uA - 32mA	shunted	4.12

LPC43/18xx VDDIO Current measurement				
LPC43/18xx				ADC111S021 12bit ADC
Vsense (1) voltage 1-lsb	JP9 open LPC43/18xx Current 1-lsb	JP9 shunted LPC43/18xx Current 1-lsb	maximum current	ADC input 1- lsb 800uV
32uV	3.9uA	7.8uA	32mA	

(1) Vsense voltage is between U17 RS+ to RS-. Total Rvsense = R68 + (R69 || JP9).

CONTRACT NO.		LPC43xx/18xx current monitor		
APPROVALS	DATE	NXP Semiconductors		
DRAWN	d.consiglio	411 E. Plumeria Dr		
CHECKED		San Jose, CA 95134		
ISSUED	05/01/2015	www.standardics.nxp.com/microcontrollers/		
SCALE		SIZE / FSCM NO.	DWG. NO.	REV
		D	LPCXpresso43/18xx v3	B
			SHEET	8 OF 08