

NXP Semiconductors

LPC546xx

Oct. 31, 2016

Page 1 - Index
Page 2 - Target LPC54608 Power / USB
Page 3 - Target LPC54608 port0, 1 / Boot select
Page 4 - Target LPC54608 port 2, 3 & 4
Page 5 - Target EMC SDRAM
Page 6 - Pmod / SPIFI Flash / Accelerometer
Page 7 - LCD display + Cap touch / SD Card slot
Page 8 - Ethernet PHY
Page 9 - Audio Codec / DMIC
Page 10 - Shield Receptacles / Pmod2 / User LEDs
Page 11 - LPC54608 current monitor; LINK2 Bridge buffer
Page 12 - Debug LINK2 LPC4322 Peripherals / debug buffer
Page 13 - Debug LINK2 LPC4322 / LINK2 USB / Board Power

DWG. NO. LPC546xx Eval brd | SH. 1 | REV C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED
1	PCB Rev 1 release; refdes renumbered	10/05/2015	
1a	U27 changed to MX25L12835FM2I-10G for 1.8V assy; sht 6.	10/14/2015	
1b	C13, C14 changed to 220pF; sht 9.	10/19/2015	
A	PCB Rev A release to production	04/19/2016	
B	Add USB0 FS Host; JP9 - JP13, U29, R119 Sht 2, 3, 4, 9	08/10/2016	
C	Add FC0 Uart to P4; Add R120; replace JP8 with JS33 - JS36. Sht 3, 4, 11		

Notes:

1) "DNI" = Do Not Install by default
2) "JSx" solder jumpers use 0ohm resistor for default strapping.

CONTRACT NO.		LPC546xx
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/
DRAWN d.consiglio	10/30/2016	
CHECKED		
ISSUED	10/31/2016	SIZE D | FSCM NO. | DWG. NO. LPC546xx Eval brd | REV C
		SCALE | SHEET 1 OF 13

H=8ND; V=4LA

DWG. NO. LPC546xx Eval brd | SH. 2 | REV C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

Target USB HS / ENET+3.3V Power

Target Hi-SpeedUSB Device / Host Micro-AB

Target Full-Speed USB Device / Host Micro-AB

USB Host power switch

RESET

JP9
USBx Host VBUS
USB1 HS — shunt 1 - 2 (default)
USB0 FS — shunt 2 - 3

JP10
USBx Host Power Control Select
USB0 FS — shunt
USB1 HS — open (default)

Current limit set to ~500mA.

CONTRACT NO.	Target LPC54608 Power / USB
APPROVALS / DATE	**NXP** Semiconductors
DRAWN d.consiglio 10/30/2016	411 E. Plumeria Dr
CHECKED	San Jose, CA 95134
ISSUED 10/31/2016	www.standardics.nxp.com/microcontrollers/
SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
SCALE	SHEET 2 OF 13

H=8ND; V=4LA

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

VDD_TARGET

R100 2.2Kohms

R102 2.2Kohms

SHT 6	P0_4-ISP0	R108 2.2Kohms	
SHT 6	P0_5-ISP1	R107 2.2Kohms	
SHT 12	P0_6-ISP2	R116 2.2Kohms	

U25

LPC54608FET180

LPC54608FET180

SHT 6, 11	P0_0-ISP_FC3_SCK	D6	P0_0/CAN1_RD/FC3_SCK/CT0MAT0/SCT_GPI0/PDM0_CLK
SHT 6, 11	P0_1-ISP_FC3_SSEL0	A1	P0_1/CAN1_TD/FC3_CTS_SDAX_SSELN0/CT0CAP0/SCT_GPI1/PDM0_DATA/
	P0_2-ISP_FC3_MISO-EMC_D0	E9	P0_2/FC3_TXD_SCL_MISO/CT0CAP1/SCT0_OUT0/SCT_GPI2//EMC_D0/TRSTN
	P0_3-ISP_FC3_MOSI-EMC_D1	A10	P0_3/FC3_RXD_SDA_MOSI/CT0MAT1/SCT0_OUT1/SCT_GPI3//EMC_D1/TCK
SHT 5	P0_4-EMC_D2	C8	P0_4/CAN0_RD/FC4_SCK/CT3CAP0/SCT_GPI4//EMC_D2/ENET_MDC/TMS
SHT 5	P0_5-EMC_D3	E7	P0_5/CAN0_TD/FC4_RXD_SDA_MOSI/CT3MAT0/SCT_GPI5//EMC_D3/ENET_MDIO/TDI
SHT 5	P0_6-EMC_D4	A5	P0_6/FC3_SCK/CT3CAP1/CT4MAT0/SCT_GPI6//EMC_D4/ENET_RX_DV/TDO
SHT 5	P0_7-EMC_D5	H12	P0_7/FC3_RTS_SCLX_SSELN1/SD_CLK/FC5_SCK/FC1_SCK/PDM1_CLK/EMC_D5/ENET_RX_CLK
SHT 5	P0_8-EMC_D6	H10	P0_8/FC3_SSELN3/SD_CMD/FC5_RXD_SDA_MOSI/SWO/PDM1_DATA/EMC_D6
SHT 5	P0_9-EMC_D7	G12	P0_9/FC3_SSELN2/SD_POW_EN/FC5_TXD_SCL_MISO//SCI1_IO/EMC_D7
SHT 12	SWO_TRGT	P2	P0_10-ADC0IN0/FC6_SCK/CT2CAP2/CT2MAT0/FC1_TXD_SCL_MISO//SWO
SHT 12	SWDCLK_TRGT	L3	P0_11-ADC0IN1/FC6_RXD_SDA_MOSI/CT2MAT2/FREQME_GPIO_CLK_A///SWCLK
SHT 12	IF_SWDIO	M3	P0_12-ADC0IN2/FC3_TXD_SCL_MISO//FREQME_GPIO_CLK_B/SCT_GPI7//SWDIO
SHT 6, 13	P0_13-ISP_FC1_SDAX	F11	P0_13/FC1_CTS_SDAX_SSELN0/UTICK_CAP0/CT0CAP0/SCT_GPI0///ENET_RXD0
SHT 6, 13	P0_14-ISP_FC1_SCLX	E13	P0_14/FC1_RTS_SCLX_SSELN1/UTICK_CAP1/CT0CAP1/SCT_GPI1///ENET_RXD1
SHT 5	P0_15-EMC_WEn	L4	P0_15-ADC0IN3/FC6_CTS_SDAX_SSELN0/UTICK_CAP2/CT4CAP0/SCT0_OUT2//EMC_WEN/ENET_TX_EN
SHT 10	P0_16-ADC0IN4	M4	P0_16-ADC0IN4/FC4_TXD_SCL_MISO/CLKOUT/CT1CAP0///EMC_CSN0/ENET_TXD0
SHT 8	P0_17-ENET_TXD1	E14	P0_17/FC4_SSELN2/SD_CARD_DET_N/SCT_GPI7/SCT0_OUT0//EMC_OEN/ENET_TXD1
SHT 5	P0_18-EMC_A0	C14	P0_18/FC4_CTS_SDAX_SSELN0/SD_WR_PRT/CT1MAT0/SCT0_OUT1/SCI1_SCLK/EMC_A0
SHT 5	P0_19-EMC_A1	C6	P0_19/FC4_RTS_SCLX_SSELN1/UTICK_CAP0/CT0MAT2/SCT0_OUT2//EMC_A1/FC7_TXD_SCL_MISO
SHT 5	P0_20-EMC_A2	D13	P0_20/FC3_CTS_SDAX_SSELN0/CT1MAT1/CT3CAP3/SCT_GPI2/SCI0_IO/EMC_A2/FC7_RXD_SDA_MOSI
SHT 5	P0_21-EMC_A3	C13	P0_21/FC3_RTS_SCLX_SSELN1/UTICK_CAP3/CT3MAT3/SCT_GPI3/SCI0_SCLK/EMC_A3/FC7_SCK
SHT 2	P0_22-USB0_VBUS	B12	P0_22/FC6_TXD_SCL_MISO/UTICK_CAP1/CT3CAP3/SCT0_OUT3///USB0_VBUS
SHT 6, 10	P0_23-SPIFI_CSn-MCLK	N7	P0_23-ADC0IN11/MCLK/CT1MAT2/CT3MAT3/SCT0_OUT4//SPIFI_CSN
SHT 6, 10	P0_24-SPIFI_IO0	M7	P0_24/FC0_RXD_SDA_MOSI/SD_D0/CT2CAP0/SCT_GPI0//SPIFI_IO0
SHT 6, 10	P0_25-SPIFI_IO1	K8	P0_25/FC0_TXD_SCL_MISO/SD_D1/CT2CAP1/SCT_GPI1//SPIFI_IO1
SHT 6, 10	P0_26-SPIFI_CLK	M13	P0_26/FC2_RXD_SDA_MOSI/CLKOUT/CT3CAP2/SCT0_OUT5/PDM0_CLK/SPIFI_CLK/USB0_IDVALUE
SHT 6, 10	P0_27-SPIFI_IO3	L9	P0_27/FC2_TXD_SCL_MISO//CT3MAT2/SCT0_OUT6//SPIFI_IO3/USB0_IDPULLUP_EN_N
SHT 6, 10	P0_28-SPIFI_IO2-USB0_OCURRn	M9	P0_28/FC0_SCK//CT2CAP3/SCT0_OUT7/TRACEDATA3/SPIFI_IO2/USB0_OVERCURRENTN
SHT 6, 10	P0_29-ISP_FC0_RXD	B13	P0_29/FC0_RXD_SDA_MOSI//CT2MAT3/SCT0_OUT8/TRACEDATA2
SHT 11	P0_30-ISP_FC0_TXD	A2	P0_30/FC0_TXD_SCL_MISO//CT0MAT0/SCT0_OUT9/TRACEDATA1//USB1_ULPI_STP
SHT 11	P0_31-ADC0IN5	M5	P0_31-ADC0IN5/FC0_CTS_SDAX_SSELN0/SD_D2/CT0MAT1/SCT0_OUT3/TRACEDATA0//USB1_ULPI_NXT
SHT 10			

P4

HDR-1x03

GND

U25

LPC54608FET180

LPC54608FET180

SHT 10	P1_0-ADC0IN6	N3	P1_0-ADC0IN6/FC0_RTS_SCLX_SSELN1/SD_D3/CT0CAP2/SCT_GPI4/TRACECLK//USB1_ULPI_DIR
SHT 2, 10	P1_1-USER_PB-USB1_OVRCURn	K12	P1_1-WAKEUP/FC3_RXD_SDA_MOSI//CT0CAP3/SCT_GPI5//USB1_OVERCURRENTN
SHT 9, 10	P1_2-PDM1_CLK	L14	P1_2/CAN0_TD//CT0MAT3/SCT_GPI6/PDM1_CLK//USB1_PORTPWRN
SHT 9, 10	P1_3-PDM1_DATA	J13	P1_3/CAN0_RD///SCT0_OUT4/PDM1_DATA/USB0_CONNECTN/USB0_PORTPWRN
SHT 5	P1_4-EMC_D11	D4	P1_4/FC0_SCK/SD_D0/CT2MAT1/SCT0_OUT0/FREQME_GPIO_CLK_A/EMC_D11
SHT 5	P1_5-EMC_A4	E4	P1_5/FC0_RXD_SDA_MOSI/SD_D2/CT2MAT0/SCT_GPI0//EMC_A4
SHT 5	P1_6-EMC_A5	G4	P1_6/FC0_TXD_SCL_MISO/SD_D3/CT2MAT1/SCT_GPI3//EMC_A5
SHT 5	P1_7-EMC_A6	N1	P1_7/FC0_RTS_SCLX_SSELN1/SD_D1/CT2MAT2/SCT_GPI4//EMC_A6
SHT 5	P1_8-EMC_A7	P8	P1_8/FC0_CTS_SDAX_SSELN0/SD_CLK//SCT0_OUT1/FC4_SSELN2/EMC_A7
SHT 5	P1_9-EMC_CASn	K6	P1_9/ENET_TXD0/FC1_SCK/CT1CAP0/SCT0_OUT2/FC4_CTS_SDAX_SSELN0/EMC_CASN
SHT 5	P1_10-EMC_RASn	N9	P1_10/ENET_TXD1/FC1_RXD_SDA_MOSI/CT1MAT0/SCT0_OUT3//EMC_RASN
SHT 5	P1_11-EMC_CLK0	B4	P1_11/ENET_TX_EN/FC1_TXD_SCL_MISO/CT1CAP1/USB0_VBUS//EMC_CLK0
SHT 5	P1_12-EMC_DYCSn0	K9	P1_12/ENET_RXD0/FC6_SCK/CT1MAT1/USB0_PORTPWRN/USB0_CONNECTN/EMC_DYCSN0
SHT 5	P1_13-EMC_DQM0	G10	P1_13/ENET_RXD1/FC6_RXD_SDA_MOSI/CT1CAP2/USB0_OVERCURRENTN/USB0_FRAME/EMC_DQM0
SHT 5	P1_14-EMC_DQM1	C12	P1_14/ENET_RX_DV/UTICK_CAP2/CT1MAT2/FC5_CTS_SDAX_SSELN0/USB0_LEDN/EMC_DQM1
SHT 5	P1_15-EMC_CKE0	A11	P1_15/ENET_RX_CLK/UTICK_CAP3/CT1CAP3/FC5_RTS_SCLX_SSELN1/FC4_RTS_SCLX_SSELN1/EMC_CKE0
SHT 5	P1_16-EMC_A10	B7	P1_16/ENET_MDC/FC6_TXD_SCL_MISO/CT1MAT3/SD_CMD//EMC_A10
SHT 10	P1_17-CAN1_TD	N12	P1_17/ENET_MDIO/FC6_RXD_SDA_MOSI//SCT0_OUT4/CAN1_TD/EMC_BLSN0
SHT 10	P1_18-CAN1_RD	D1	P1_18//FC8_TXD_SCL_MISO//SCT0_OUT5/CAN1_RD/EMC_BLSN1
SHT 5	P1_19-EMC_D8	L1	P1_19/FC8_SCK/SCT0_OUT7/CT3MAT1/SCT_GPI7/FC4_SCK/EMC_D8
SHT 5	P1_20-EMC_D9	M1	P1_20/FC7_RTS_SCLX_SSELN1//CT3CAP2//FC4_TXD_SCL_MISO/EMC_D9
SHT 5	P1_21-EMC_D10	N8	P1_21/FC7_CTS_SDAX_SSELN0//CT3MAT2//FC4_RXD_SDA_MOSI/EMC_D10
SHT 10	P1_22-CT2MAT3	P11	P1_22/FC8_RTS_SCLX_SSELN1/SD_CMD/CT2MAT3/SCT_GPI5/FC4_SSELN3/EMC_CKE1
SHT 5	P1_23-EMC_A11	M10	P1_23/FC2_SCK/SCT0_OUT0//ENET_MDIO/FC3_SSELN2/EMC_A11
SHT 5	P1_24-EMC_A12	N14	P1_24/FC2_RXD_SDA_MOSI/SCT0_OUT1///FC3_SSELN3/EMC_A12
SHT 5	P1_25-EMC_A13	M12	P1_25/FC2_TXD_SCL_MISO/SCT0_OUT2//UTICK_CAP0//EMC_A13
SHT 5	P1_26-EMC_A8	J10	P1_26/FC2_CTS_SDAX_SSELN0/SCT0_OUT3/CT0CAP3/UTICK_CAP1//EMC_A8
SHT 5	P1_27-EMC_A9	F10	P1_27/FC2_RTS_SCLX_SSELN1/SD_D4/CT0MAT3/CLKOUT//EMC_A9
SHT 5	P1_28-EMC_D12	E12	P1_28/FC7_SCK/SD_D5/CT0CAP2///EMC_D12
SHT 5	P1_29-EMC_D13	C11	P1_29/FC7_RXD_SDA_MOSI/SD_D6/SCT_GPI6/USB1_PORTPWRN/USB1_FRAME/EMC_D13
SHT 5	P1_30-EMC_D14	A8	P1_30/FC7_TXD_SCL_MISO/SD_D7/SCT_GPI7/USB1_OVERCURRENTN/USB1_LEDN/EMC_D14
SHT 5	P1_31-EMC_D15	C5	P1_31/MCLK//CT0MAT2/SCT0_OUT6/FC8_CTS_SDAX_SSELN0/EMC_D15

KMR221GLFS SW2 ISP2

GND P0_6-ISP2

KMR221GLFS SW3 ISP1

GND P0_5-ISP1

KMR221GLFS SW4 ISP0

GND P0_4-ISP0

Target LPC54608 Boot			
Mode	ISP2 P0_6	ISP1 P0_5	ISP0 P0_4
Internal Flash boot	high	high	high
ISP USB1 HS	low	high	high
ISP CAN	high	low	low
ISP USB0 FS	high	low	high
ISP UART/I2C/SPI	high	high	low

SHT 6, 11 P0_3-ISP_FC3_MOSI

JS34 P0_3-ISP_FC3_MOSI-EMC_D1

SHT 5 P0_3-EMC_D1

SHT 6, 11 P0_2-ISP_FC3_MISO

JS35 P0_2-ISP_FC3_MISO-EMC_D0

SHT 5 P0_2-EMC_D0

JS33
JS34, JS35, JS36

3.3V

1.8V

USER

KMR221GLFS SW5

VDD_TARGET

DNI

R117 100Kohms

R118 100ohms

P1_1-USER_PB-USB1_OVRCURn

GND

CONTRACT NO.		Target LPC54608 port0, 1 / Boot select	
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN d.consiglio	10/30/2016		
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE / SHEET 3 OF 13	

H=8ND; V=4LA

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

U25
LPC54608FET180
LPC54608FET180

SHT 10	P2_0-ADC0IN7-PMOD2_INTR	P3
SHT 10	P2_1-CT1MAT0	P4
SHT 10	P2_2-CT1MAT1-USR_LED3	C3
SHT 7	P2_3-SD_CLK	B1
SHT 7	P2_4-SD_CMD	D3
SHT 7	P2_5-SD_POW_EN	C1
SHT 7	P2_6-SD_D0	F3
SHT 7	P2_7-SD_D1	J2
SHT 7	P2_8-SD_D2	F4
SHT 7	P2_9-SD_D3	K2
SHT 7	P2_10-SD_CDn	P1
SHT 7	P2_11-LCD_PWR	K3
SHT 7	P2_12-SPIFI_RSTn	M2
SHT 6	P2_13-LCD_DCLK	P7
SHT 7	P2_14-LCD_FP	L7
SHT 7	P2_15-LCD_AC_ENAB_M	M8
SHT 7	P2_16-LCD_LP	L8
SHT 10	P2_17-CT1CAP1-FC8_RXD	P10
SHT 9, 10	P2_18-FC7_I2S_RX_SCK	N10
SHT 9, 10	P2_19-FC7_I2S_RX_DAT	P12
SHT 9, 10	P2_20-FC7_I2S_RX_WS	P13
SHT 7	P2_21-LCD_VD3	L10
SHT 7	P2_22-LCD_VD4	K10
SHT 7	P2_23-LCD_VD5	M14
SHT 7	P2_24-LCD_VD6	K14
SHT 7	P2_25-LCD_VD7	J11
SHT 8	P2_26-ENET_PHY_RSTn	H11
SHT 7	P2_27-CT_RSTn	H14
SHT 7	P2_28-LCD_VD10	G13
SHT 7	P2_29-LCD_VD11	G11
SHT 7	P2_30-LCD_VD12	F12
SHT 7	P2_31-LCD_VD13	D14

P2_0	P2_0-ADC0IN7//FC0_RXD_SDA_MOSI//CT1CAP0
P2_1	P2_1-ADC0IN8//FC0_TXD_SCL_MISO//CT1MAT0
P2_2	P2_2/ENET_CRS/FC3_SSELN3/SCT0_OUT6/CT1MAT1
P2_3	P2_3/ENET_TXD2/SD_CLK/FC1_RXD_SDA_MOSI/CT2MAT0
P2_4	P2_4/ENET_TXD3/SD_CMD/FC1_TXD_SCL_MISO/CT2MAT1
P2_5	P2_5/ENET_TX_ER/SD_POW_EN/FC1_CTS_SDAX_SSELN0/CT1MAT2
P2_6	P2_6/ENET_TX_CLK/SD_D0/FC1_RTS_SCLX_SSELN1/CT0CAP0
P2_7	P2_7/ENET_COL/SD_D1/FREQME_GPIO_CLK_B/CT0CAP1
P2_8	P2_8/ENET_RXD2/SD_D2//CT0MAT0
P2_9	P2_9/ENET_RXD3/SD_D3//CT0MAT1
P2_10	P2_10/ENET_RX_ER/SD_CARD_DET_N
P2_11	P2_11/LCD_PWR/SD_VOLT0/USB0_IDPULLUP_EN_N//FC5_SCK
P2_12	P2_12/LCD_LE/SD_VOLT1/USB0_IDVALUE//FC5_RXD_SDA_MOSI
P2_13	P2_13/LCD_DCLK/SD_VOLT2/USB0_CONNECTN//FC5_TXD_SCL_MISO
P2_14	P2_14/LCD_FP/USB0_FRAME/USB0_PORTPWRN/CT0MAT2/FC5_CTS_SDAX_SSELN0
P2_15	P2_15/LCD_AC/USB0_LEDN/USB0_OVERCURRENTN/CT0MAT3/FC5_RTS_SCLX_SSELN1
P2_16	P2_16/LCD_LP/USB1_FRAME/USB1_PORTPWRN/CT1MAT3/FC8_SCK
P2_17	P2_17/LCD_CLKIN/USB1_LEDN/USB1_OVERCURRENTN/CT1CAP1/FC8_RXD_SDA_MOSI
P2_18	P2_18/LCD_VD0/FC3_RXD_SDA_MOSI/FC7_SCK/CT3MAT0
P2_19	P2_19/LCD_VD1/FC3_TXD_SCL_MISO/FC7_RXD_SDA_MOSI/CT3MAT1
P2_20	P2_20/LCD_VD2/FC3_RTS_SCLX_SSELN1/FC7_TXD_SCL_MISO/CT3MAT2/CT4CAP0
P2_21	P2_21/LCD_VD3/FC3_CTS_SDAX_SSELN0/MCLK/CT3MAT3
P2_22	P2_22/LCD_VD4/SCT0_OUT7//CT2CAP0
P2_23	P2_23/LCD_VD5/SCT0_OUT8
P2_24	P2_24/LCD_VD6/SCT0_OUT9
P2_25	P2_25/LCD_VD7/USB0_VBUS
P2_26	P2_26/LCD_VD8//FC3_SCK/CT2CAP1
P2_27	P2_27/LCD_VD9/FC9_SCK/FC3_SSELN2
P2_28	P2_28/LCD_VD10/FC7_CTS_SDAX_SSELN0//CT2CAP2
P2_29	P2_29/LCD_VD11/FC7_RTS_SCLX_SSELN1/FC8_TXD_SCL_MISO/CT2CAP3/CLKOUT
P2_30	P2_30/LCD_VD12///CT2MAT2
P2_31	P2_31/LCD_VD13

U25
LPC54608FET180
LPC54608FET180

	P3_0-LCD_VD14-PDM0_CLK	D12
	P3_1-LCD_VD15-PDM0_DATA	D11
SHT 10	P3_2-FC9_MOSI-CT1MAT2	C10
SHT 10	P3_3-USR_LED2	A13
SHT 6, 10	P3_4-ACCL_INTR	B11
SHT 7	P3_5-LCD_VD19	B10
SHT 7	P3_6-LCD_VD20	C9
SHT 7	P3_7-LCD_VD21	B8
SHT 7	P3_8-LCD_VD22	A7
SHT 7	P3_9-LCD_VD23	C7
SHT 10	P3_10-CT3MAT0	A3
SHT 9, 10	P3_11-MCLK-PMOD2_GPIO	B2
SHT 8, 9, 10	P3_12-CLKOUT	L2
SHT 6	P3_13-BRIDGE_GPIO	H4
SHT 10	P3_14-CT3MAT1-USR_LED1	E3
SHT 7	P3_15-SD_WPn	D2
SHT 10	P3_16-GPIO_SPI_CS2	E1
SHT 10	P3_17-FC8_TXD	K1
SHT 10	P3_18-CAN0_TD	M6
SHT 10	P3_19-CAN0_RD	J3
SHT 10	P3_20-FC9_SCK	N2
SHT 10	P3_21-FC9_MOSI	P5
SHT 10	P3_22-FC9_MISO	N5
SHT 6, 7, 9, 10	P3_23-FC2_SDAX	C2
SHT 6, 7, 9, 10	P3_24-FC2_SCLX	E2
SHT 5	P3_25-EMC_A14	P9
SHT 10	P3_26-FC4_RXD	K5
SHT 10	P3_27-FC4_TXD	P14
SHT 10	P3_28-FC4_CTS_SDAX	M11
SHT 10	P3_29-FC4_RTS_SCLX	L13
SHT 10	P3_30-FC9_SSELn0	K13
SHT 7	P3_31-SCT0_OUT5_CT4MAT2	J14

P3_0	P3_0/LCD_VD14/PDM0_CLK//CT1MAT0
P3_1	P3_1/LCD_VD15/PDM0_DATA//CT1MAT1
P3_2	P3_2/LCD_VD16/FC9_RXD_SDA_MOSI//CT1MAT2
P3_3	P3_3/LCD_VD17/FC9_TXD_SCL_MISO
P3_4	P3_4/LCD_VD18//FC8_CTS_SDAX_SSELN0/CT4CAP1
P3_5	P3_5/LCD_VD19//FC8_RTS_SCLX_SSELN1/CT4MAT1
P3_6	P3_6/LCD_VD20/LCD_VD0//CT4MAT2
P3_7	P3_7/LCD_VD21/LCD_VD1//CT4CAP2
P3_8	P3_8/LCD_VD22/LCD_VD2//CT4CAP3
P3_9	P3_9/LCD_VD23/LCD_VD3//CT0CAP2
P3_10	P3_10/SCT0_OUT3//CT3MAT0///EMC_DYCSN1/TRACEDATA0
P3_11	P3_11/MCLK/FC0_SCK/FC1_SCK////TRACEDATA3
P3_12	P3_12/SCT0_OUT8//CT3CAP0//CLKOUT/EMC_CLK1/TRACECLK
P3_13	P3_13/SCT0_OUT9/FC9_CTS_SDAX_SSELN0/CT3CAP1///EMC_FBCK0/TRACEDATA1
P3_14	P3_14/SCT0_OUT4/FC9_RTS_SCLX_SSELN1/CT3MAT1////TRACEDATA2
P3_15	P3_15/FC8_SCK/SD_WR_PRT
P3_16	P3_16/FC8_RXD_SDA_MOSI/SD_D4
P3_17	P3_17/FC8_TXD_SCL_MISO/SD_D5
P3_18	P3_18/FC8_CTS_SDAX_SSELN0/SD_D6/CT4MAT0/CAN0_TD/SCT0_OUT5
P3_19	P3_19/FC8_RTS_SCLX_SSELN1/SD_D7/CT4MAT1/CAN0_RD/SCT0_OUT6
P3_20	P3_20/FC9_SCK/SD_CARD_INT_N/CLKOUT//SCT0_OUT7
P3_21	P3_21-ADC0IN9/FC9_RXD_SDA_MOSI/SD_BACKEND_PWR/CT4MAT3/UTICK_CAP2
P3_22	P3_22-ADC0IN10/FC9_TXD_SCL_MISO
P3_23	P3_23/FC2_CTS_SDAX_SSELN0//UTICK_CAP3
P3_24	P3_24/FC2_RTS_SCLX_SSELN1/CT4CAP0/USB0_VBUS
P3_25	P3_25//CT4CAP2/FC4_SCK///EMC_A14
P3_26	P3_26//SCT0_OUT0/FC4_RXD_SDA_MOSI///EMC_A15
P3_27	P3_27//SCT0_OUT1/FC4_TXD_SCL_MISO///EMC_A16
P3_28	P3_28//SCT0_OUT2/FC4_CTS_SDAX_SSELN0///EMC_A17
P3_29	P3_29//SCT0_OUT3/FC4_RTS_SCLX_SSELN1///EMC_A18
P3_30	P3_30/FC9_CTS_SDAX_SSELN0/SCT0_OUT4/FC4_SSELN2///EMC_A19
P3_31	P3_31/FC9_RTS_SCLX_SSELN1/SCT0_OUT5/CT4MAT2//SCT_GPI0/EMC_A20

VDD_TARGET

R58
2.2Kohms

R56
2.2Kohms

SHT 7 P3_1-LCD_VD15 → JS33 pin 1
JS33 pin 2 → P3_1-LCD_VD15-PDM0_DATA
JS33 pin 3 → SHT 10 P3_1-PDM0_DATA

SHT 7 P3_0-LCD_VD14 → JS36 pin 1
JS36 pin 2 → P3_0-LCD_VD14-PDM0_CLK
JS36 pin 3 → SHT 10 P3_0-PDM0_CLK

JS33
JS34, JS35, JS36



SHT 8 P4_8-ENET_TXD0 → M17 pin 1
M17 pin 2 → JP11 pin 2 P4_8-ENET_TXD0-USB0_OVRCURn
JP11 pin 3 → SHT 2 P4_8-USB0_OVRCURn
JP11: HDR-1x03-SMD

P4_7-ARDUINO_D8 → SHT 10
M16 pin 1 → P4_7
M16 pin 2 → JP13 pin 2
JP13 pin 3 → P4_7-USB0_PORTPWRn → SHT 2
JP13: HDR-1x03-SMD

U25
LPC54608FET180
LPC54608FET180

SHT 7	P4_0-CT_INTR	H13
SHT 9, 10	P4_1-FC6_I2S_TX_SCK	G14
SHT 9, 10	P4_2-FC6_I2S_TX_DATA	F14
SHT 9, 10	P4_3-FC6_I2S_TX_WS	F13
SHT 10	P4_4	D9
SHT 10	P4_5-CT4MAT3	E10
SHT 10	P4_6-FC9_SSELn1	D10
	P4_7	A14
	P4_8-ENET_TXD0-USB0_OVRCURn	B14
SHT 2	P4_9-USB1_PORTPWRn	A12
SHT 8	P4_10-ENET_CRS_DV	B9
	P4_11-ENET_RXD0-USB0_ID	A9
	P4_12-ENET_RXD1	A6
SHT 8	P4_13-ENET_TX_EN	B6
SHT 8	P4_14-ENET_RX_CLK	B5
SHT 8	P4_15-ENET_MDC	A4
SHT 8	P4_16-ENET_MDIO	C4

P4_0	P4_0//FC6_CTS_SDAX_SSELN0/CT4CAP1//SCT_GPI1/EMC_CSN1
P4_1	P4_1//FC6_SCK///SCT_GPI2/EMC_CSN2
P4_2	P4_2//FC6_RXD_SDA_MOSI///SCT_GPI3/EMC_CSN3
P4_3	P4_3//FC6_TXD_SCL_MISO/CT0CAP3//SCT_GPI4/EMC_DYCSN2
P4_4	P4_4//FC4_SSELN3/FC0_RTS_SCLX_SSELN1//SCT_GPI5/EMC_DYCSN3
P4_5	P4_5//FC9_CTS_SDAX_SSELN0/FC0_CTS_SDAX_SSELN0/CT4MAT3/SCT_GPI6/EMC_CKE2
P4_6	P4_6//FC9_RTS_SCLX_SSELN1///SCT_GPI7/EMC_CKE3
P4_7	P4_7//CT4CAP3/USB0_PORTPWRN/USB0_FRAME/SCT_GPI0
P4_8	P4_8/ENET_TXD0/FC2_SCK/USB0_OVERCURRENTN/USB0_LEDN/SCT_GPI1
P4_9	P4_9/ENET_TXD1/FC2_RXD_SDA_MOSI/USB1_PORTPWRN/USB1_FRAME/SCT_GPI2
P4_10	P4_10/ENET_RX_DV/FC2_TXD_SCL_MISO/USB1_OVERCURRENTN/USB1_LEDN/SCT_GPI3
P4_11	P4_11/ENET_RXD0/FC2_CTS_SDAX_SSELN0/USB0_IDVALUE//SCT_GPI4
P4_12	P4_12/ENET_RXD1/FC2_RTS_SCLX_SSELN1/USB0_IDPULLUP_EN_N//SCT_GPI5
P4_13	P4_13/ENET_TX_EN/CT4MAT0/USB0_CONNECTN//SCT_GPI6
P4_14	P4_14/ENET_RX_CLK/CT4MAT1/FC9_SCK//SCT_GPI7
P4_15	P4_15/ENET_MDC/CT4MAT2/FC9_RXD_SDA_MOSI
P4_16	P4_16/ENET_MDIO/CT4MAT3/FC9_TXD_SCL_MISO

SHT 8 P4_11-ENET_RXD0 → M18 pin 1
M18 pin 2 → JP12 pin 2 P4_11-ENET_RXD0-USB0_ID
JP12 pin 3 → SHT 2 P4_11-USB0_ID
JP12: HDR-1x03-SMD

CONTRACT NO.		Target LPC54608 port 2, 3 & 4	
APPROVALS	DATE	**NXP** Semiconductors	
DRAWN d.consiglio	10/30/2016	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE / SHEET 4 OF 13	

H=8ND; V=4LA

REVISIONS

REV	DESCRIPTION	DATE	APPROVED



CONTRACT NO.		Target EMC SDRAM
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/
DRAWN d.consiglio	10/30/2016	
CHECKED		
ISSUED	10/31/2016	SIZE D | FSCM NO. | DWG. NO. LPC546xx Eval brd | REV C
		SCALE | SHEET 5 OF 13

H=8ND; V=4LA

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

SPI / I2C header (PMOD compatible) Host interface



PMOD pin function	LPC54608 supported function
Pin 1: GPIO/SPI-SSEL(out)/UART-CTS(in)	GPIO/SPI-SSEL(in/out)
Pin 2: GPIO/SPI-MOSI(out)/UART-TXD(out)	GPIO/SPI-MOSI(in/out)
Pin 3: GPIO/SPI-MISO(in)/UART-RXD(in)	GPIO/SPI-MISO(out/in)
Pin 4: GPIO/SPI-SCK(out)/UART-RTS(out)	GPIO/SPI-SCK(in/out)
Pin 5: GND	GND
Pin 6: VCC(3.3V)	VCC(3.3V)
Pin 7: GPIO/INT(in)	GPIO/INT(out/in)
Pin 8: GPIO/RESET(out)	GPIO/RESET(out)
Pin 9: GPIO/SCL	SCL
Pin 10:GPIO/SDA	SDA
Pin 11:GND	GND
Pin 12:VCC(3.3V)	VCC(3.3V)

Accelerometer 3-axis



Accel I2C addrs = 0b0011101

QSPI (SPIFI) NOR Flash

SO16 pkg / SO8 pkg mutually exclusive



CONTRACT NO.		Pmod / SPIFI Flash / Accelerometer	
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN d.consiglio	10/30/2016		
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd	REV C
		SCALE	SHEET 6 OF 13

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

RK043FN02H-CT LCD display





EMI shield fingers to
tie LCD enclosure to GND.

SDIO Slot



Cap Touch RK043FN02H-CT LCD display



Accel I2C addrs = 0b0111000
Alternate connector MTCONN FP520T1-06GR04

LCD Backlight



CONTRACT NO.		LCD display + Cap touch / SD Card slot	
APPROVALS	DATE	**NXP** Semiconductors	
DRAWN d.consiglio	10/30/2016	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE / SHEET 7 OF 13	


DWG. NO. LPC546xx Eval brd
SH. 8
REV C
REVISIONS
REV DESCRIPTION DATE APPROVED
VDD_TARGET
C61
0.1uF
GND
+3.3V_USB_ENET
FB6
220ohms
C53
10uF
C56
0.1uF
C55
0.1uF
VDD_TARGET
C59
470pF
C60
1uF
10V
C38
0.1uF
C44
0.1uF
C37
0.1uF
C40
0.1uF
VDD_TARGET
(PHY address = 0)
R36
1.5Kohms
U12
LAN8720A-CP
LAN8720A-CP
VDD1A
VDD2A
VDDIO
VDDCR
TXD0
TXD1
TXEN
RXD0/MODE0
RXD1/MODE1
CRS_DV/MODE2
RXER/PHYAD0
MDIO
MDC
nINT/REFCLKO
nRST
LED1/REGOFF
LED2/nINTSEL
XTAL1/CLKIN
XTAL2
RBIAS
GND
TD+
TD-
RD+
RD-
R27 49.9ohms
R28 49.9ohms
R25 49.9ohms
R26 49.9ohms
C42 18pF
C43 18pF
C39 18pF
C41 18pF
ENET_TX+
ENET_TX-
ENET_RX+
ENET_RX-
LINK-BLNK_ACTVITY
R17
2.2Kohms
100MBIT
R18
2.2Kohms
J4
LED
Yel = (link/blink activity)
LED 1
YEL
LED 2
GRN
TX+ - 1
TX- - 2
RX+ - 3
RX- - 6
LED Grn = (100Mbps)
SHLD1 SHLD2
ARJE-0034
ARJE-0034
SHT 4 P4_8-ENET_TXD0
SHT 3 P0_17-ENET_TXD1
SHT 4 P4_13-ENET_TX_EN
SHT 4 P4_11-ENET_RXD0
SHT 4 P4_12-ENET_RXD1
SHT 4 P4_10-ENET_CRS_DV
SHT 4 P4_16-ENET_MDIO
SHT 4 P4_15-ENET_MDC
SHT 4 P2_26-ENET_PHY_RSTn
LINK-BLNK_ACTVITY
100MBIT
Fanout_TP
NC
REFCLKO
R37
33ohms
R19
12.1Kohms
R24
12.1Kohms
SHT 4, 9, 10 P3_12-CLKOUT
(optional src for PHY 25 MHz clk)
JS4
R23
1Mohms
C36
27pF
C54
27pF
Y1
CTS-403C35D25M00000
25M
SHT 4 P4_14-ENET_RX_CLK
R50
33ohms
JS18
C62
0.01uF
U13
74LVC1G04GW
REFCLKO
CONTRACT NO.
Ethernet PHY
APPROVALS DATE
DRAWN d.consiglio 10/30/2016
CHECKED
ISSUED 10/31/2016
NXP Semiconductors
411 E. Plumeria Dr
San Jose, CA 95134
www.standardics.nxp.com/microcontrollers/
SIZE D
FSCM NO.
DWG. NO. LPC546xx Eval brd
REV C
SCALE
SHEET 8 OF 13
H=8ND; V=4LA

REVISIONS

REV	DESCRIPTION	DATE	APPROVED



DMIC

CONTRACT NO.		Audio Codec / DMIC
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/
DRAWN d.consiglio	10/30/2016	
CHECKED		
ISSUED	10/31/2016	SIZE D | FSCM NO. | DWG. NO. LPC546xx Eval brd | REV C
		SCALE | SHEET 9 OF 13

H:8ND; V:4LA

DWG. NO.	SH.	REV
LPC546xx Eval brd	10	C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

Arduino Shield receptacles R4









CONTRACT NO.		Shield Receptacles / Pmod2 / User LEDs
APPROVALS	DATE	**NXP** Semiconductors
DRAWN d.consiglio	10/30/2016	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/
CHECKED		
ISSUED	10/31/2016	SIZE D | FSCM NO. | DWG. NO. LPC546xx Eval brd | REV C
		SCALE | SHEET 10 OF 13

H=8ND; V=4LA

DWG. NO.	SH.	REV
LPC546xx Eval brd	11	C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

LPC54608				
LPC54608				ADC111S021 12bit ADC
Vsense (1) voltage 1-lsb	JP4.3/4 open LPC54608	JP4.3/4 shunted LPC54608	maximum current	ADC input 1- lsb 800uV
32uV	16uA	32uA	65mA	

(1) Vsense voltage is between U18 RS+ to RS-. Total Rvsense = R48 + (R49 || JP4.5/6).



Isolate Bridge SPI & UART interface
(minimize leakage current)

Link side

Target LPC54608 side



default 3.3V brd = Not shunted

default 1.8V brd = shunted

Short JP6 when using Pmod SPI interface or FC0 UARt at P4 (FTDI)

JP4 Setting

VDD LPC54608 (volts)	JP4	Total Rvsense (ohms)
3.3V	open	2
1.8V	shunted	1

Target Vddc measurement



CONTRACT NO.		LPC54608 current monitor LINK2 Bridge buffer	
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN d.consiglio	10/30/2016		
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE	SHEET 11 OF 13

H=8ND; V=4LA

DWG. NO.	SH	REV
LPC546xx Eval brd	12	C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

U21
LPC4322JET100
LPC4322JET100

TRACE_D0 G2
TRACE_D1 G1
P0[0]_/GPIO0[0]/SSP1_MISO/ENET_RXD1/SGPIO0
P0[1]_/GPIO0[1]/SSP1_MOSI/ENET_TXEN/SGPIO1

NC CUR_MEAS_SEL H1
BOOT0_LED K2
BOOT1 K1
SHT 11 BRIDGE_L_MISO J1
SHT 11 BRIDGE_L_MOSI J2
TMS_SWDIO_TXEN J4
TMS_SWDIO K4
G4
NC H5
NC
SHT 11 BRIDGE_L_INTR-ISP J5
H6
NC
SHT 11 BRDG_INTR-ISP_DIR J7
TRACE_CLK K7
H8
NC J8
TDO_SWO
TRACE_D2 K8
TRACE_D3 H9
TCK_SWCLK H10
JTAG_TDI J10
SHT 11 BRIDGE_L_SCK K9
SHT 11 BRIDGE_L_SSEL K10

P1[0]_/GPIO0[4]/CTIN_3/EXTBUS_A5
P1[1]_/GPIO0[8]/CTOUT_7/EXTBUS_A6/SGPIO8
P1[2]_/GPIO0[9]/CTOUT_6/EXTBUS_A7/SGPIO9
P1[3]_/GPIO0[10]/CTOUT_8/SGPIO10/EXTBUS_OE
P1[4]_/GPIO0[11]/CTOUT_9/SGPIO11/EXTBUS_BLS0
P1[5]_/GPIO1[8]/CTOUT_10/NC/EXTBUS_CS0
P1[6]_/GPIO1[9]/CTIN_5/NC/EXTBUS_WE
P1[7]_/GPIO1[0]/U1_DSR/CTOUT_13/EXTBUS_D0
P1[8]_/GPIO1[1]/U1_DTR/CTOUT_12/EXTBUS_D1
P1[9]_/GPIO1[2]/U1_RTS/CTOUT_11/EXTBUS_D2
P1[10]_/GPIO1[3]/U1_RI/CTOUT_14/EXTBUS_D3
P1[11]_/GPIO1[4]/U1_CTS/CTOUT_15/EXTBUS_D4
P1[12]_/GPIO1[5]/U1_DCD/NC/EXTBUS_D5
P1[13]_/GPIO1[6]/U1_TXD/NC/EXTBUS_D6
P1[14]_/GPIO1[7]/U1_RXD/NC/EXTBUS_D7
P1[15]_/GPIO0[2]/U2_TXD/SGPIO2/ENET_RXD0
P1[16]_/GPIO0[3]/U2_RXD/SGPIO3/ENET_RX_DV
P1[17]_/GPIO0[12]/U2_UCLK/NC/ENET_MDIO
P1[18]_/GPIO0[13]/U2_DIR/NC/ENET_TXD0
P1[19]_/ENET_TX_REF_CLK/SSP1_SCK/CLKOUT/I2S1_RX_SCK
P1[20]_/GPIO0[15]/SSP1_SSEL/NC/ENET_TXD1

U21
LPC4322JET100
LPC4322JET100

SHT 11 BRIDGE_UART_RXD G10
SHT 11 BRIDGE_UART_TXD G7
NC TARGET_UART_CTRL F5
NC D8
NC D9
NC D10
JTAG_RESET
JTAG_RESET_TXEN G9
Link2_ISP_BOOT C10
BOOT2 C6
BOOT3 B10
E8
NC A9
ISP_CTRL B9
IF_DETECT R42 NC A10
1.5Kohms
A8
NC F7
NC G6
NC A7
SHT 11 SSP0_SCK_LINK B8
NC B7
NC C7
SHT 11 SSP0_MISO_LINK D7
SHT 11 SSP0_MOSI_LINK E7
SHT 11 SSP0_SSEL_LINK

P2[0]_/SGPIO4/U0_TXD/EXTBUS_A13/USB0_PWR_EN
P2[1]_/SGPIO5/U0_RXD/EXTBUS_A12/USB0_PWR_FAULT
P2[2]_/SGPIO6/U0_UCLK/EXTBUS_A11/USB0_IND1
P2[3]_/SGPIO12/I2C1_SDA/U3_TXD/CTIN_1
P2[4]_/SGPIO13/I2C1_SCL/U3_RXD/CTIN_0
P2[5]_/SGPIO14/CTIN_2/USB1_VBUS/ADCTRIG1
P2[6]_/SGPIO7/U0_DIR/EXTBUS_A10/USB0_IND0
P2[7]_/GPIO0[7]/CTOUT_1/U3_UCLK/EXTBUS_A9
P2[8]_/SGPIO15/CTOUT_0/U3_DIR/EXTBUS_A8/GPIO5[7]
P2[9]_/GPIO1[10]/CTOUT_3/U3_BAUD3/EXTBUS_A0
P2[10]_/GPIO0[14]/CTOUT_2/U2_TXD/EXTBUS_A1
P2[11]_/GPIO1[11]/CTOUT_5/U2_RXD/EXTBUS_A2
P2[12]_/GPIO1[12]/CTOUT_4/NC/EXTBUS_A3
P2[13]_/GPIO1[13]/CTIN_4/NC/EXTBUS_A4

P3[0]_/I2S0_RX_SCK/I2S0_RX_MCLK/I2S0_TX_SCK/I2S0_TX_MCLK
P3[1]_/I2S0_TX_WS/I2S0_RX_WS/CAN0_RD/USB1_IND1/GPIO5[8]
P3[2]_/I2S0_TX_SDA/I2S0_RX_SDA/CAN0_TD/USB1_IND0/GPIO5[9]
P3[3]_//SPI_SCK/SSP0_SCK/SPIFI_SCK
P3[4]_/GPIO1[14]///SPIFI_SIO3
P3[5]_/GPIO1[15]///SPIFI_SIO2
P3[6]_/GPIO0[6]/SPI_MISO/SSP0_SSEL/SPIFI_MISO
P3[7]_//SPI_MOSI/SSP0_MISO/SPIFI_MOSI
P3[8]_//SPI_SSEL/SSP0_MOSI/SPIFI_CS

U21
LPC4322JET100
LPC4322JET100

NC H7
NC G5
NC J9
NC F6
NC F9
F8
C9
NC H4

P6[0]_/I2S0_RX_MCLK///I2S0_RX_SCK
P6[1]_/GPIO3[0]/EXTBUS_nDYCS1/U0_UCLK/I2S0_RX_WS
P6[2]_/GPIO3[1]/EXTBUS_CKEOUT1/U0_DIR/I2S0_RX_SDA
P6[4]_/GPIO3[3]/CTIN_6/U0_TXD/EXTBUS_nCAS
P6[5]_/GPIO3[4]/CTOUT_6/U0_RXD/EXTBUS_nRAS
P6[9]_/GPIO3[5]/NC/NC/EXTBUS_nDYCS0
P6[11]_/GPIO3[7]/NC/NC/EXTBUS_CKEOUT0
PF[4]_/SSP1_SCK/SPIFI_CLKIN/TRACECLK///I2S_TX_MCLK/I2S_RX_MCLK

R67 DNI 2.2Kohms
R52 DNI 2.2Kohms
R53 DNI 2.2Kohms
R51 2.2Kohms
GND

+3.3V_LINK
R65 2.2Kohms
R63 2.2Kohms
BOOT0_LED
BOOT1
BOOT2
BOOT3
R62 2.2Kohms
R84 2.2Kohms
R64 2.2Kohms
defualt shunt on
M13
JP5
Link2_ISP_BOOT
HDR-1x02-SMD
D10
LS Q976-NR-1
GND
GND

Short JP5 to force DFU boot mode to
(re-program LPC4322 internal flash)

Link2
LPC4322 Boot mode
DFU USB0 = B3:0 = 0101

VDD_TARGET
M11
JP2
HDR-1x03-SMD
D6
PMEG1020EJ

Buffer Pwr Select (JP2)
On-board Target 1 - 2 (default)
Off-board Target 2 - 3

+3.3V_LINK
U17
74AVC2T45DP
74AVC2T45DP
VCCA VCCB
A0 B0
A1 B1
DIR GND
TCK_SWCLK
JTAG_TDI
R68 100Kohms
R47 100ohms
R54 100ohms
IF_TCK_SWCLK
IF_JTAG_TDI
C68 0.1uF
GND
GND

U20
74LVC1T45GW
C74 0.1uF
R69 100Kohms
TDO_SWO
IF_TDO_SWO
GND

U22
74LVC1T45GW
C75 0.1uF
R75 100Kohms
TMS_SWDIO
R76 100ohms
IF_SWDIO
TMS_SWDIO_TXEN
R77 2.2Kohms
GND

U11
74LVC1T45GW
C57 0.1uF
R32 100Kohms
JTAG_RESET
R33 100ohms
IF_RST
JTAG_RESET_TXEN
R34 2.2Kohms
GND

+3.3V_LINK
U15
VCC
ISP_CTRL
R45 100ohms
IF_ISPEN
GND
74LVC1G07GW

Target (LPC54608)
SWD Debug

C58 10uF
P1
IF_SWDIO
IF_TCK_SWCLK
IF_TDO_SWO
IF_JTAG_TDI
IF_RST
SHT 3
FTSH-105-01-L-DV-K
GND

D5
PESD3V3L5UK
IF_JTAG_TDI
IF_RST
IF_TDO_SWO
IF_SWDIO
IF_TCK_SWCLK
GND

IF_DETECT
JS14
GND

VDD_TARGET
U16
VDD
R20 100Kohms
IF_TCK_SWCLK
IF_RST
IF_TDO_SWO
1Y0 1Y1
2Y0 2Y1
3Y0 3Y1
4Y0 4Y1
S
GND
NC
SWDCLK_TRGT
nRESET_ULP
SWO_TRGT
SHT 3
SHT 2, 2, 10
SHT 3
SHT 3
NX3DV2567GU,115
M12
defualt open
JP1
HDR-1x02-SMD
GND

Link2 probe connected to: (JP1)
On-board Target - open (default)
Off-board Target - short

TRACE_CLK R43 DNI 0ohms NC
TRACE_D0 R40 DNI 0ohms NC
TRACE_D1 R39 DNI 0ohms NC
TRACE_D2 R44 DNI 0ohms NC
TRACE_D3 R41 DNI 0ohms NC

LPC54608

IF_ISPEN R46 0ohms P0_6-ISP2 SHT 3

CONTRACT NO.		LINK2 LPC4322 Peripherals / debug buffer	
APPROVALS	DATE	**NXP** Semiconductors 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN d.consiglio	10/30/2016		
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE	SHEET 12 OF 13

H=8ND; V=4LA

DWG. NO.	SH	REV
LPC546xx Eval brd	13	C

REVISIONS

REV	DESCRIPTION	DATE	APPROVED

External +5V Power Micro-B

Link +3.3V Power

LINK USB Device Micro-B

Target Power

3.3V - AP2114H-3.3TRG1

1.8V - AP2114H-1.8TRG1

Power-On LED

GND TP

CONTRACT NO.		LINK2 LPC4322 / LINK2 USB / Board Power	
APPROVALS	DATE	**NXP** Semiconductors	
DRAWN d.consiglio	10/30/2016	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED			
ISSUED	10/31/2016	SIZE D / FSCM NO. / DWG. NO. LPC546xx Eval brd / REV C	
		SCALE	SHEET 13 OF 13

H=8ND; V=4LA