





# NVIC

## Nested Vector Interrupt Controller

By Alí Piña


Technical Support Engineer






## NVIC Introduction


- The NVIC is a standard module on the ARM Cortex M series. This module is closely integrated with the core and provides very low latency entering and exiting an interrupt service routine (ISR).






## NVIC Introduction


- Low latency interrupt
  - 15 cycles to PUSH on ISR entry
  - 15 cycles to POP on ISR exit
  - 11 cycles to change (tail-chain) from an ISR to another (lower priority)
- When an exception is triggered the processor will push 8 registers:
  - XPSR
  - PC
  - Link Register
  - R12
  - R3
  - R2
  - R1
  - R0
- XPSR contains the current executing interrupt number
- Link Register holds the address to return to when an ISR finishes.



# NVIC Introduction


- Tail-Chaining






# NVIC Introduction


- ISR preemption





## NVIC Features

- The NVIC provides four different interrupt priorities which can be used to control the order in which interrupts must be serviced. Priorities are 0-3, with 0 receiving the highest priority.
- On Kinetis L series MCUs the NVIC provides up to 48 interrupt sources including 16 that are core specific. It also implements up to four priority levels that are fully programmable. The NVIC uses a vector table to manage the interrupts. This vector table can be stored in either flash or RAM, depending on the application.



## NVIC Configuration

- Configuring the NVIC for the specific module involves writing three registers:
  - NVIC Set Enable Register (NVICSERx)
  - NVIC Clear Pending Register (NVICCPRx)
  - NVIC Interrupt Priority (NVICIPxx)
- After the NVIC is configured and the desired peripheral has its interrupts enabled, the NVIC serves any pending request from that module by going to the module's ISR.
  - Note: NVIC registers are not documented in the KL25Z RM. These registers are part of the core (Cortex M0+)

# Hands-On

- Configure the NVIC for a IRQ interrupt, using PORTx module.
- The steps to configure the NVIC for this module are:
  1. Identify the vector number and the IRQ number of the module from the vector table in the device-specific reference manual in the section Interrupt Channel Assignments. For the PORTA the vector is 46.

**Table 3-7. Interrupt vector assignments (continued)**

| Address     | Vector | IRQ | NVIC IPR register number | Source module       | Source description    |
|-------------|--------|-----|--------------------------|---------------------|-----------------------|
| 0x0000_00B8 | 46     | 30  | 7                        | Port control module | Pin detect (Port A)   |
| 0x0000_00BC | 47     | 31  | 7                        | Port control module | Pin detect ( Port D ) |



# Hands-On

- Determine which NVICSERx register contains the IRQ. Each NVICSERx register contains 32 IRQs. Therefore, the NVICSER can enable from IRQ 0 to IRQ 31. In this example, NVICSER is used, and the PORTA IRQ is 30. The NVICCPRx uses the same number, in this case, NVICCPR.
- To find out which bit to set, perform a modulo operation dividing the IRQ number by 32. This number is used to enable the interrupt on NVICSER and to clear the pending interrupts from NVICCPR.  
$$\text{PORTA BIT} = 30 \bmod 32$$
$$\text{PORTA BIT} = 30$$
- At this point, the interrupt for the PORTA can be configured.  

```
NVICICPR |= (1<<30); //Clear any pending interrupts on PORTA
NVICISER |= (1<<30); //Enable interrupts from PORTA module
```
- Next, set the interrupt priority level. This is application dependent. On Kinetis L series MCUs there are four different priority levels. To set the priority, write to the NVICIPxx register; the "xx" represents the IRQ number, which is NVICIPR7 in this example. Note the most significant nibble is used to set up the priority, the lower nibble is reserved and reads as zero. The PORTA example sets the priority to 1

## Hands-On

6. After the NVIC registers are set up, finish the peripheral configuration that must enable the interrupt.

```
PORTA_PCR1 |= PORT_PCR_MUX(1)|PORT_PCR_IRQC(0xA);
```

7. In the ISR, clear the peripheral interrupt flag and read back the status register to avoid re-entrance. For this example:

```
void PORTA_ISR(void)
{
    PORTA_ISFR=0xFFFFFFFF;
    RED_TOGGLE;
}
```

# Hands-On

- What's next?

## Low-Power Timer

