


1. **Module Overview**
2. **On-chip interconnects and inter-module dependencies**
3. **Software configuration**
4. **Typical use cases**
5. **Demo code explanation**
6. **Frequently asked question list**
7. **Reference material**

1. **Module Overview**
2. On-chip interconnects and inter-module dependencies
3. Software configuration
4. Typical use cases
5. Demo code explanation
6. Frequently asked question list
7. Reference material

# Block Diagram




$X = a*b+c;$  // input data  
 $X \text{ mod poly} = c \text{ mod poly}$   
where  $c = \text{CRC of } X$

- ▶ Cyclic redundancy check (CRC) generates 16/32-bit CRC code for error detection
- ▶ Hardware CRC generator circuit using 16-bit or 32-bit (programmable) shift register
- ▶ Programmable initial seed value and Polynomial.
- ▶ Transpose input data and CRC result via transpose register, required for certain CRC standards
- ▶ Final XOR of the output. Some CRCs have final XOR of their CRC checksum with 0xFFFFFFFF or 0xFFFF in their protocol

1. Module Overview
2. **On-chip interconnects and inter-module dependencies**
3. Software configuration
4. Typical use cases
5. Demo code explanation
6. Frequently asked question list
7. Reference material

# SoC interconnect diagram



# Module dependencies

► *Clock gating*

- Prior to using CRC, SIM\_SCGC6[CRC] bit must be set

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	1		0		0	FTM1	FTM0		PIT	PDB		0			0
W			RTC		ADC0						USBDCD			CRC		
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		0						0						0		
W	I2S		SPI1	DSP10								FLEXCAN0			DMAMUX	FTFL
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

1. Module Overview
2. On-chip interconnects and inter-module dependencies
3. **Software configuration**
4. Typical use cases
5. Demo code explanation
6. Frequently asked question list
7. Reference material




# Memory Map for Registers

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value
4003_2000	CRC Word Register (CRC_CRC)	32	R/W	FFFF_FFFFh
4003_2004	Polynomial Word Register (CRC_GPOLY)	32	R/W	0000_1021h
4003_2008	Control Register (CRC_CTRL)	32	R/W	0000_0000h

```


#define CRC_BASEADDR 0x40032000 // CRC Starting Address
#define CRC_CRC      (*(vuint32_t*)(CRC_BASEADDR + 0x0000))
#define CRC_CRC_HIGH (*(vuint16_t*)(CRC_BASEADDR + 0x0002))
#define CRC_CRC_LOW  (*(vuint16_t*)(CRC_BASEADDR + 0x0000))
#define CRC_CRC_HU    (*(vuint8_t*)(CRC_BASEADDR + 0x0003)) // high word upper byte
#define CRC_CRC_HL    (*(vuint8_t*)(CRC_BASEADDR + 0x0002)) // high word low byte
#define CRC_CRC_LU    (*(vuint8_t*)(CRC_BASEADDR + 0x0001)) // low word upper byte
#define CRC_CRC_LL    (*(vuint8_t*)(CRC_BASEADDR + 0x0000)) // low word low byte
#define CRC_GPOLY    (*(vuint32_t*)(CRC_BASEADDR + 0x0004))
#define CRC_CTRL     (*(vuint32_t*)(CRC_BASEADDR + 0x0008))
    
```

# Sequence of register setup




# CRC\_CRC Access Requirement

- ▶ Data bytes written into CRC\_CRC register must be contiguous
  - ▶ Valid access to CRC\_CRC will be
    - Single byte data
      - Can be written to any CRC\_CRC byte
- Register




# CRC\_CRC Access Requirement

- ▶ Data bytes written into CRC\_CRC register must be contiguous
- ▶ Valid access to CRC\_CRC will be
  - Two-byte data
    - Can only be written to contiguous CRC\_CRC byte registers with the following combinations:
      - CRC\_CRC\_LL & CRC\_CRC\_LU (or CRC\_CRC\_LOW)
      - CRC\_CRC\_LU & CRC\_CRC\_HL
      - CRC\_CRC\_HL & CRC\_CRC\_HU (or CRC\_CRC\_HIGH)




# CRC\_CRC Access Requirement

- ▶ Data bytes written into CRC\_CRC register must be contiguous
- ▶ Valid access to CRC\_CRC will be
  - Three-byte data
    - Can only be written to contiguous CRC\_CRC byte registers
      - CRC\_CRC\_HL & CRC\_CRC\_LU & CRC\_CRC\_LL (or CRC\_CRC\_HL & CRC\_CRC\_LOW)
      - CRC\_CRC\_HU & CRC\_CRC\_HL & CRC\_CRC\_LU (or CRC\_CRC\_HIGH & CRC\_CRC\_LU)




- Four-
  - Can be written to the whole CRC\_CRC register




- ▶ Used for transforming data format in between Big Endian and Little Endian
- ▶ Transposition can happen while writing input data and/or reading CRC register
- ▶ CTRL[TOT] bit controls transposition while writing input data
- ▶ CTRL[TOTR] bit controls transposition while reading CRC
- ▶ CTRL[TOT] = 0, no transpose
- ▶ CTRL[TOTR] = 0, no transpose

# Transpose Types


Transpose only bits in each byte  
CTRL[TOT/TOTR] = 1



Transpose both bits & bytes  
CTRL[TOT/TOTR] = 2



Transpose bytes only  
CTRL[TOT/TOTR] = 3



# Typical Use Cases

Name	Poly	Seed	Final XOR?	Type of Transpose for Input	Type of Transpose for CRC Read	Standards
CRC-16	0x1021	0xFFFF (ITU-T V.41) 0x0000 (ITU-T T.30, X.25)	No	No transpose	No transpose	CRC-CCITT, ADCCP, SDLC/HDLC
CRC-16	0x1021	0	No	Transpose only bits in a byte	Transpose only bits in a byte	CRC-CCITT (Kermit)
XMODEM	0x8408	0x0000	No	Transpose only bits in a byte	Transpose only bits in a byte	XMODEM
ARC	0x8005	0x0000	No	Transpose only bits in a byte	Transpose only bits in a byte	ARC (zip file)
CRC-32	0x04C11DB7	0xFFFFFFFF	Yes	Transpose only bits in a byte	Transpose both bits and bytes	PKZIP, AUTODIN II, Ethernet, FDDI



1. Module Overview
2. On-chip interconnects and inter-module dependencies
3. Software configuration
4. Typical use cases
5. **Demo code explanation**
6. Frequently asked question list
7. Reference material

- ▶ *CRC\_Demo lab will guide you how to use CRC*
- ▶ *It uses Terminal to show and enter different settings*
- ▶ *Terminal is configured as 115200bps,N-8-1 format, non- XON/XOFF protocol*
- ▶ *The first option is shown below*

Please select CRC width (16-bit/32-bit):

1. CRC16
  2. CRC32
- select: 2

- ▶ *After selecting one option, the following messages appear:*

Please select CRC polynomial:

1. poly = 0x1021 (CRC-CCITT)
  2. poly = 0x8408 (XMODEM)
  3. poly = 0x8005 (ARC)
  4. poly = 0x04C11DB7 (CRC32)
  5. others
- select: 4

▶ *Then ask you to select one of transpose type for input:*

Please select type of Transpose for input:

1. No Transposition
2. Only transpose bits in a byte
3. Transpose both bits and bytes
4. Only transpose bytes

select:2

▶ *After selecting one option, the following messages appear:*

Please select type of Transpose for Read:

1. No Transposition
2. Only transpose bits in a byte
3. Transpose both bits and bytes
4. Only transpose bytes

select:3

- ▶ *When asked with “XOR final checksum(y/n)?”, key ‘y’/’n’ in little case*
- ▶ *Then you’ve to enter seed in hex format, either low case or upper case.*
- ▶ *Now, it asks you to enter input data in ASCII format.*
- ▶ *Then CRC result will be printed*
- ▶ *Press any key to continue or ‘q’ to quit the demo*
- ▶ *The following screen shot is an example*

```
XOR final checksum (y/n)?y
Please enter seed in hex:ffffff
Please enter an ASCII Message:123456789
CRC result = 0xCBf43926
Press any key to continue..., 'q' to quit!
```

1. Module Overview
2. On-chip interconnects and inter-module dependencies
3. Software configuration
4. Typical Use Cases
5. Demo code explanation
6. **Frequently asked question list**
7. Reference material

# CRC Preliminary FAQ

• **Q:** Can CRC support bit reflect for input data?

**A:** Yes, it supports bit reflect for both input data and output CRC. It is controlled by CTRL[TOT] or CTRL[TOTR] bits.

• **Q:** Can CRC support little endian to big endian byte format?

**A:** Yes, it supports little endian to big endian byte format. It is controlled by CTRL[TOT] or CTRL[TOTR] bits.

• **Q:** Can CRC support currently known CRC standards?

**A:** yes, it supports both CRC-16 and CRC-32 with different seeds and reflection types as well as final XORing 0xFFFF (FFFF) feature for result.

1. Module Overview
2. On-chip interconnects and inter-module dependencies
3. Software configuration
4. Hardware configuration/considerations
5. Demo code explanation
6. Frequently asked question list
7. **Reference material**

[http://en.wikipedia.org/wiki/Cyclic\\_redundancy\\_check](http://en.wikipedia.org/wiki/Cyclic_redundancy_check)



