MMCAUTraining Outline


Module Overview

- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- Reference material




Block Diagram

semiconductor



Private Peripheral Bus (PPB)




Feature list

- ▶ Supports DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms
- Simple, flexible programming model
- ► Ability to send up to three commands in one data write operation



Overview of Supported Security Algorithms






Encryption

$$L_n = R_{n-1}$$

$$R_n = L_{n-1} \oplus f(R_{n-1}, K_n)$$





Feistel (F) function: calculation of f(R,K)



Decryption:


- Same as Encryption
- The permutation *IP-1* applied to the preoutput block is the inverse of the initial permutation *IP* applied to the input.

$$R_{n-1} = L_n$$

$$L_{n-1} = R_n \oplus f(L_n, K_n)$$

Where $R_{16}L_{16}$ is the permuted input block for deciphering calculation and L_0R_0 is the preoutput block






Key Schedule


- KeyExpansion—round keys are derived from the cipher key using <u>Rijndael's key</u> schedule
- Initial Round
 - AddRoundKey—each byte of the state is combined with the round key using bitwise xor
- Rounds
 - 1) SubBytes—a non-linear substitution step where each byte is replaced with another according to a <u>lookup table</u>.
 - 2) ShiftRows—a transposition step where each row of the state is shifted cyclically a certain number of steps.
 - 3) MixColumns—a mixing operation which operates on the columns of the state, combining the four bytes in each column.
 - 4) AddRoundKey
- 4. Final Round (no MixColumns)
 - 1) SubBytes
 - ShiftRows
 - 3) AddRoundKey




▶ SubBytes



► ShiftRows



▶ MixColumns



Each column is treated as a polynomial over $\mathbf{GF}(2^8)$ and is then multiplied modulo $x^4 + 1$ with a fixed polynomial $c(x) = 3x^3 + x^2 + x + 2$; the inverse of this polynomial is $c^{-1}(x) = 11x^3 + 13x^2 + 9x + 14$



▶ MixColumns

$$\begin{bmatrix} r_0 \\ r_1 \\ r_2 \\ r_3 \end{bmatrix} = \begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} \begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix}$$

$$ightharpoonup r_0 = 2a_0 + 3a_1 + 1a_2 + 1a_3$$

$$ightharpoonup r_1 = 1a_0 + 2a_1 + 3a_2 + 1a_3$$

$$ightharpoonup r_2 = 1a_0 + 1a_1 + 2a_2 + 3a_3$$

$$ightharpoonup r_3 = 3a_0 + 1a_1 + 1a_2 + 2a_3$$

Note:

- Replace the multiply by 2 with a single shift and conditional exclusive or
- Replace a multiply by 3 with a multiply by 2 combined with an exclusive or



▶ InverseMixColumns


$$egin{bmatrix} r_0 \ r_1 \ r_2 \ r_3 \end{bmatrix} = egin{bmatrix} 14 & 11 & 13 & 9 \ 9 & 14 & 11 & 13 \ 13 & 9 & 14 & 11 \ 11 & 13 & 9 & 14 \ \end{bmatrix} egin{bmatrix} a_0 \ a_1 \ a_2 \ a_3 \end{bmatrix}$$

$$ightharpoonup r_0 = 14a_0 + 9a_3 + 13a_2 + 11a_1$$

$$ightharpoonup r_1 = 14a_1 + 9a_0 + 13a_3 + 11a_2$$

$$ightharpoonup r_2 = 14a_2 + 9a_1 + 13a_0 + 11a_3$$

▶ AddRoundKey



MD5

- Step1: Append padding bits
 - The message is padded to 448 mod 512 by adding single "1" bit and then "0" bits. At least one bit and at most 512 bits are appended.
- ▶ Step2: Append Length
 - 64-bit representation of the message length is appended. Resulting message is divided into N blocks, each of 512 bits: M[0]...M[N-1]
- Step3: Initialize MD buffer
 - 4-word buffer (A,B,C,D) used, each 32-bit register, initialized with the following values in hex:

word B: 89 ab cd ef word C: fe dc ba 98 word D: 76 54 32 10

➤ Step4: Process Message in 16-word blocks

```
/* Process each 16-word block. */
For i = 0 to N/16-1 do

/* Copy block i into X. */
For j = 0 to 15 do
    Set X[j] to M[i*16+j].
end /* of loop on j */

/* Save A as AA, B as BB, C as CC, and D as DD. */
AA = A
BB = B
```



MD5

```
CC = C
 DD = D
  /* Round 1. */
  /* Let [abcd k s i] denote the operation
      a = b + ((a + F(b,c,d) + X[k] + T[i]) <<< s). */
                                                                                             В
  /* Do the following 16 operations. */
                                                                                                                      D
  [ABCD 0 7 1] [DABC 1 12 2] [CDAB
                                           2 17 3]
                                                      [BCDA 3 22 4]
  [ABCD 4 7 5]
                                                      [BCDA 7 22 8]
                   [DABC
                         5 12 6]
                                    [CDAB
                                           6 17 7]
  [ABCD 8 7 9]
                   [DABC 9 12 10]
                                    [CDAB 10 17 11]
                                                      [BCDA 11 22 12]
  [ABCD 12 7 13]
                   [DABC 13 12 14] [CDAB 14 17 15]
                                                      [BCDA 15 22 16]
  /* Round 2. */
  /* Let [abcd k s i] denote the operation
      a = b + ((a + G(b,c,d) + X[k] + T[i]) <<< s). */
  /* Do the following 16 operations. */
                   [DABC 6 9 18] [CDAB 11 14 19]
  [ABCD 1 5 17]
                                                      [BCDA 0 20 20]
  [ABCD 5 5 21]
                   [DABC 10 9 22]
                                    [CDAB 15 14 23]
                                                      [BCDA 4 20 24]
  [ABCD 9 5 25]
                   [DABC 14 9 26]
                                    [CDAB 3 14 27]
                                                      [BCDA 8 20 28]
  [ABCD 13 5 29]
                   [DABC 2 9 30]
                                    [CDAB 7 14 31]
                                                      [BCDA 12 20 32]
  /* Round 3. */
  /* Let [abcd k s t] denote the operation
       a = b + ((a + H(b,c,d) + X[k] + T[i]) <<< s). */
  /* Do the following 16 operations. */
  [ABCD 5 4 33] [DABC 8 11 34] [CDAB 11 16 35]
                                                      [BCDA 14 23 36]
                                                      [BCDA 10 23 40]
  [ABCD 1 4 37]
                   [DABC 4 11 38]
                                    [CDAB 7 16 39]
  [ABCD 13 4 41]
                   [DABC 0 11 42]
                                    [CDAB 3 16 43]
                                                      [BCDA 6 23/44]
  [ABCD 9 4 45]
                   [DABC 12 11 46]
                                    [CDAB 15 16 47]
                                                      [BCDA 2 23 48]
  /* Round 4. */
  /* Let [abcd k s t] denote the operation
      a = b + ((a + I(b,c,d) + X[k] + T[i]) <<< s). */
  /* Do the following 16 operations. */
                                                                                              В
                                                                                                                      D
  [ABCD 0 6 49] [DABC 7 10 50] [CDAB 14 15 51]
                                                      [BCDA
                                                               21 52]
  [ABCD 12 6 53]
                   [DABC 3 10 54]
                                    [CDAB 10 15 55]
                                                      [BCDA
                                                               21 56]
  [ABCD 8 6 57]
                   [DABC 15 10 58]
                                    [CDAB 6 15 59]
                                                      [BCDA 13 21 60]
  [ABCD 4 6 61] [DABC 11 10 62]
                                    [CDAB 2 15 63]
                                                      [BCDA
                                                            9 21 64]
  /* Then perform the following additions. (That is increment each
    of the four registers by the value it had before this block
     was started.) */
                                                  F(X,Y,Z) = (X \land Y) \lor (\neg X \land Z) \\ G(X,Y,Z) = (X \land Z) \lor (Y \land \neg Z) \\ I(X,Y,Z) = Y \oplus (X \lor \neg Z)
 A = A + AA
 B = B + BB
 C = C + CC
 D = D + DD
end /* of loop on i */
```



MD5

- ► Step5: Output
 - The message digest produced as output is A,B,C,D, beginning with lower-order byte of A, and end with the high-order byte of D.



- Preprocessing
 - Step1: Pad the message, M similar to MD5
 - Step2: Parse the padded message into N 512-bit message blocks: M⁽¹⁾...M^(N)
 - Step3: Set the initial hash value, H⁽⁰⁾
- ▶ Hash Computation
 - After preprocessing, each message block is processed in order

For *i=1 to N:* {
1. Prepare the message schedule, {*Wt*}:

$$W_{t} = \begin{cases} M_{t}^{(t)} & 0 \le t \le 15 \\ ROTL^{1}(W_{t-3} \oplus W_{t-8} \oplus W_{t-14} \oplus W_{t-16}) & 16 \le t \le 79 \end{cases}$$



- ▶ 2. Initialize the five working variables, a, b, c, d, and e, with the (i-
 - 1) st hash value: $a = H_0^{(i-1)}$

$$a = 11_0$$

$$b=H_1^{(i-1)}$$

$$c = H_2^{(i-1)}$$

$$d = H_3^{(i-1)}$$

$$e = H_4^{(i-1)}$$

▶ 3. For t=0 to 79:

$$T = ROTL^{5}(a) + f_{t}(b, c, d) + e + K_{t} + W_{t}$$

$$e = d$$

$$d = c$$

$$c = ROTL^{30}(b)$$

$$b = a$$

$$a = T$$

$$f_{t}(x, y, z) = \begin{cases} Ch(x, y, z) = (x \land y) \oplus (\neg x \land z) & 0 \le t \le 19 \\ Parity(x, y, z) = x \oplus y \oplus z & 20 \le t \le 39 \\ Maj(x, y, z) = (x \land y) \oplus (x \land z) \oplus (y \land z) & 40 \le t \le 59 \\ Parity(x, y, z) = x \oplus y \oplus z & 60 \le t \le 79. \end{cases}$$

▶ 4. Compute the ith intermediate hash value H⁽ⁱ⁾:

$$H_0^{(i)} = a + H_0^{(i-1)}$$

$$H_1^{(i)} = b + H_1^{(i-1)}$$

$$H_2^{(i)} = c + H_2^{(i-1)}$$

$$H_3^{(i)} = d + H_3^{(i-1)}$$

$$H_4^{(i)} = e + H_4^{(i-1)}$$

► Resulting 160-bit message digest of the message M is

$$H_0^{(N)} \| H_1^{(N)} \| H_2^{(N)} \| H_3^{(N)} \| H_4^{(N)} \|$$

- ► A message schedule of 64 32-bit words, W0,W1,...W63
- ▶ 8 working variables of 32-bits each, labeled a,b,c,d,e,f,g and h.
- ▶ The words of the hash value are labeled $H_0^{(i)}, H_1^{(i)}, ..., H_7^{(i)}$
- ► Two temporary words T1 and T2
- ► Final result is 256-bit message digest
- ► SHA-256 Preprosessing similar to SHA1
- ► SHA-256 Hash Computation
 - For i=1 to N:
 - {
- 1. Prepare the message schedule $\{W_t\}$:

$$W_{t} = \begin{cases} M_{t}^{(i)} & 0 \le t \le 15 \\ \sigma_{1}^{\{256\}}(W_{t-2}) + W_{t-7} + \sigma_{0}^{\{256\}}(W_{t-15}) + W_{t-16} & 16 \le t \le 63 \end{cases}$$

$$\sigma_0^{\{256\}}(x) = ROTR^{7}(x) \oplus ROTR^{18}(x) \oplus SHR^{3}(x)$$

 $\sigma_1^{\{256\}}(x) = ROTR^{17}(x) \oplus ROTR^{19}(x) \oplus SHR^{10}(x)$

• 2. Initialize the eight working variables, a.b,c,d,e,f,g and h with the (i-1) st hash value: $a = H_0^{(i-1)}$

$$b = H_1^{(i-1)}$$

$$c = H_2^{(i-1)}$$

$$d = H_3^{(i-1)}$$

$$e = H_4^{(i-1)}$$

$$f=H_5^{(i-1)}$$

$$g=H_6^{(i-1)}$$

$$h = H_7^{(i-1)}$$

• 3. For t = 0 to 63

$$T_{1} = h + \sum_{1}^{\{256\}} (e) + Ch(e, f, g) + K_{t}^{\{256\}} + W_{t}$$

$$T_{2} = \sum_{0}^{\{256\}} (a) + Maj(a, b, c)$$

$$h = g$$

$$g = f$$

$$f = e$$

$$e = d + T_{1}$$

$$d = c$$

$$c = b$$

$$b = a$$

$$a = T_{1} + T_{2}$$

$$Ch(x, y, z) = (x \land y) \oplus (\neg x \land z)$$

$$Maj(x, y, z) = (x \land y) \oplus (\neg x \land z)$$

$$Maj(x, y, z) = (x \land y) \oplus (x \land z) \oplus (y \land z)$$

$$\sum_{0}^{\{256\}} (x) = ROTR^{2}(x) \oplus ROTR^{13}(x) \oplus ROTR^{25}(x)$$

- }

• 4. Compute the ith intermediate hash value H⁽ⁱ⁾:

$$H_0^{(i)} = a + H_0^{(i-1)}$$

$$H_1^{(i)} = b + H_1^{(i-1)}$$

$$H_2^{(i)} = c + H_2^{(i-1)}$$

$$H_3^{(i)} = d + H_3^{(i-1)}$$

$$H_4^{(i)} = e + H_4^{(i-1)}$$

$$H_5^{(i)} = f + H_5^{(i-1)}$$

$$H_6^{(i)} = g + H_6^{(i-1)}$$


$$H_7^{(i)} = h + H_7^{(i-1)}$$

► After repeating steps one through four a total of N times, the resulting 256-bit message digest of the message, M is

$$H_0^{(N)} \| H_1^{(N)} \| H_2^{(N)} \| H_3^{(N)} \| H_4^{(N)} \| H_5^{(N)} \| H_6^{(N)} \| H_7^{(N)}$$



▶ Core operation



$$Ch(x, y, z) = (x \wedge y) \oplus (\neg x \wedge z)$$

$$Parity(x, y, z)=x \oplus y \oplus z$$

$$Maj(x, y, z) = (x \land y) \oplus (x \land z) \oplus (y \land z)$$

$$\sum 1(x) = ROTR^{2}(x) \oplus ROTR^{13}(x) \oplus ROTR^{22}(x)$$


$$\sum O(x) = ROTR^{6}(x) \oplus ROTR^{11}(x) \oplus ROTR^{25}(x)$$

MMCAU Training Outline

- Module Overview
- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- Reference material



SoC interconnect diagram



Module dependencies

- Clock source setup
 - No clock gating is required
- ► I/O configuration
 - No I/O



MMCAU Training Outline

- Module Overview
- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- 6. Reference material



Memory Map

Address offset (hex)	Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
0	E008_1000	Status Register (CAU_CASR)	32	R/W	2000_0000h	32.5.1/720
1	E008_1001	Accumulator (CAU_CAA)	32	R/W	0000_0000h	32.5.2/721
2	E008_1002	General Purpose Register (CAU_CA0)	32	R/W	0000_0000h	32.5.3/721
3	E008_1003	General Purpose Register (CAU_CA1)	32	R/W	0000_0000h	32.5.3/721
4	E008_1004	General Purpose Register (CAU_CA2)	32	R/W	0000_0000h	32.5.3/721
5	E008_1005	General Purpose Register (CAU_CA3)	32	R/W	0000_0000h	32.5.3/721
6	E008_1006	General Purpose Register (CAU_CA4)	32	R/W	0000_0000h	32.5.3/721
7	E008_1007	General Purpose Register (CAU_CA5)	32	R/W	0000_0000h	32.5.3/721
8	E008_1008	General Purpose Register (CAU_CA6)	32	R/W	0000_0000h	32.5.3/721
9	E008_1009	General Purpose Register (CAU_CA7)	32	R/W	0000_0000h	32.5.3/721
Α	E008_100A	General Purpose Register (CAU_CA8)	32	R/W	0000_0000h	32.5.3/721




Memory Map

Direct loads (commands only)

0xE008_1000 CNOP, ADRA, MVRA, MVAR, AESS, AESIS, AESR, AESIR, DESR, DESK, HASH, SHS, MDS, SHS2, and ILL commands 0xE008_0040 Reserved (terminated with error) 0xE008_17FF

Indirect load/stores (commands & operands)




Directly write only commands for CAU load operation

logo are trademarks ctive owners. © Freescale Semi Send both commands and operands for CAU load operation




- ► CPU data write on PPB initiates CAU load operands
- CPU data read on PPB initiates CAU store register operations
- CAU requires 15-bit command (+32-bit operand) for each CAU load (CPU data write):





▶ Direct Loads

Support writing up to 3 commands in each 32-bit direct write operation





▶ Indirect Loads

Write address consists of MMCAU base address and CAU command


• write data is 32-bit input operand

\[\begin{align*}
\text{W} \\ \text{W} \\ \text{W} \\ \text{W} \\ \text{MMCAU base address} \end{align*} \quad \text{B} \\ \text{W} \\ \text{Write data} \end{align*} \quad \text{Op1 (operand)} \\ \text{W} \\ \text{Write data} \end{align*}



▶ Indirect Stores

 Read address consists of MMCAU base address and CAU store register opcode and data will be read from CAx



NOTE:

CAU store register opcode:

 $CAU_STR+Rn = Addr[11:2] = 100010xxxx$



CAU Register Coding

► CAU register coding

Code	Register	DES	AES	MD5	SHA-1	SHA-256
0	CAU status register (CASR)	_	_	_	_	_
1	CAU accumulator (CAA)	_	_	a	T	Т
2	General purpose register 0 (CA0)	С	W0	_	Α	Α
3	General purpose register 1 (CA1)	D	W1	b	В	В
4	General purpose register 2 (CA2)	L	W2	С	С	С
5	General purpose register 3 (CA3)	R	W3	d	D	D
6	General purpose register 4 (CA4)	_	_	_	E	E
7	General purpose register 5 (CA5)	_	_	_	W	F
8	General purpose register 6 (CA6)	_	_	_	_	G
9	General purpose register 7 (CA7)	_	_	_	_	Н
10	General purpose register 8 (CA8)	_	_		_	W/T ₁



CAU Commands

Туре	Command	Description	CMD						Operation											
1,750	Name	Becompach	8	7	6	5	4	3	2	1		0	oporation.							
Direct load	CNOP	No Operation	0x000						_											
Indirect load	LDR	Load Reg	0x01					CAx					Op1 → CAx							
Indirect store	STR	Store Reg	0x02			0x02 CAx						CAx → Result								
Indirect load	ADR	Add	0x03		CAx					CAx + Op1 → CAx										
Indirect load	RADR	Reverse and Add	0x04		0x04 CAx						CAx + ByteRev(Op1) → CAx									
Direct load	ADRA	Add Reg to Acc	0x05		0x05				0x05 CAx					CAx + CAA → CAA						
Indirect load	XOR	Exclusive Or	0x06		0x06			0x06				C	٩x			CAx ^ Op1 → CAx				
Indirect load	ROTL	Rotate Left	0x07		0x07		0x07		0x07		0x0		0x07		0x07		CAx			(CAx <<< (Op1 % 32)) (CAx >>> (32 - (Op1 % 32))) → CAx
Direct load	MVRA	Move Reg to Acc	0x08			0x08		0x08				٩x			$CAx \rightarrow CAA$					



CAU Commands

_	Command CMD						СМ	D					
Туре	Name	Description	8	7	6	5	4	T :	3	2	1	0	Operation
Direct load	MVAR	Move Acc to Reg	0x09				CAx				CAA → CAx		
Direct load	AESS	AES Sub Bytes		(0x0/	A			CAx				SubBytes(CAx) → CAx
Direct load	AESIS	AES Inv Sub Bytes		(0×0E	3		\top	CAx				InvSubBytes(CAx) → CAx
Indirect load	AESC	AES Column Op		(0x0C			\top	CAx				MixColumns(CAx)^Op1→CAx
Indirect load	AESIC	AES Inv Column Op		(0x0E)			CAx				InvMixColumns(CAx^Op1) → CAx
Direct load	AESR	AES Shift Rows	0x0E0				ShiftRows(CA0-CA3) → CA0- CA3						
Direct load	AESIR	AES Inv Shift Rows	0x0F0						InvShiftRows(CA0-CA3)→ CA0-CA3				
Direct load	DESR	DES Round	0x10		IP		FP	KS	[1:0]	DES Round(CA0-CA3)→CA0- CA3			
Direct load	DESK	DES Key Setup			0x11	I		(0	0	CP	DC	DES Key Op(CA0-CA1)→ CA0-CA1
													Key Parity Error & CP → CASR[1]
Direct load	HASH	Hash Function		0x12 0 HF[2:0		0]	Hash Func(CA1-CA3)+CAA→ CAA						
Direct load	SHS	Secure Hash Shift	0x130				CAA <<< 5→ CAA,						
													CAA→CA0, CA0→CA1,
													CA1 <<< 30 → CA2,
													CA2→CA3, CA3→CA4
Direct load	MDS	Message Digest Shift					0x14	10					CA3→CAA, CAA→CA1,
							CA1→CA2, CA2→CA3,						
Direct load	SHS2	Secure Hash Shift 2	0x150				CAA→CA0, CA0→CA1,						
							CA1 → CA2, CA2→CA3,						
								CA3 + CA8 →CA4,					
													CA4 → CA5, CA5 → CA6,
													CA6 → CA7
Direct load	ILL	Illegal Command					0x1F	0					0x1→CASR[IC]



CAU Commands	Algorithm Function	Structure
AES Substitution	SubBytes:	CA0=W0;CA1=W1;CA2=W 2;CA3=W3
AES Column Operation	MixColumns:	CA0=W0;CA1=W1;CA2=W 2;CA3=W3
AES Shift Rows	ShiftRows:	CA0=W0;CA1=W1;CA2=W 2;CA3=W3
DES Round	One round of the DES + a key schedule update	CA0=C;CA1=D;CA2=L;CA 3=R
DES Key Setup	Permuted Choice1 (+ left shift for decrypt)	CA0=C;CA1=D;
Hash Command HFF	MD5 F(X,Y,Z) : (X & Y) (~X & Z)	X=CA1,Y=CA2,Z=CA3



CAU Commands	Algorithm Function	Structure
Hash Command HFF	MD5 F(X,Y,Z) : (X & Y) (~X & Z)	X=CA1,Y=CA2,Z=CA3
Hash Command HFG	MD5 G(X,Y,Z) : (X & Z) (Y & ~Z)	X=CA1,Y=CA2,Z=CA3
Hash Command HFH	MD5 H(X,Y,Z) : (X ^ Y ^ Z)	X=CA1,Y=CA2,Z=CA3
Hash Command HFI	MD5 I(X,Y,Z) : Y ^(X ~Z)	X=CA1,Y=CA2,Z=CA3
Hash Command HFC	SHA Ch(b,c,d): (b & c) ^ (~b & d)	T=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,W=CA5
Hash Command HFM	SHA Maj(b,c,d): (b & c) ^ (b & d) ^ (c& d)	T=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,W=CA5



CAU Commands	Algorithm Function	Structure
Hash Command HF2C	SHA -256 Ch(e,f,g): (e & f) ^ (~e & g)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6, h=CA7,T1/W= CA8
Hash Command HF2M	SHA-256 Maj(a,b,c): (a & b) ^ (a & c) ^ (b & c)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8
Hash Command HF2S	SHA-256 ∑0(a) : ROTR ² (a) ^ ROTR ¹³ (a) ^ ROTR ²² (a)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8
Hash Command HF2T	SHA-256 ∑1(e): ROTR ⁶ (e) ^ ROTR ¹¹ (e) ^ ROTR ²⁵ (e)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8
Hash Command HF2U	SHA-256 σ0(e): ROTR ⁷ (e) ^ ROTR ¹⁸ (e) ^ ROTR ³ (e)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8
Hash Command HF2V	SHA-256 σ1(W): ROTR ⁶ (W) ^ ROTR ¹¹ (W) ^ ROTR ²⁵ (W)	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8



CAU Commands	Algorithm Function	1	Structure
Secure Hash Shift	SHA -1: parallel register-to move and shift operation	o-register	T=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,W=CA5
Message Digest Shift	MD5: parallel register-to-r move operations	egister	a=CAA,b=CA1,c=CA2, d=CA3
Register Value prior to command Value after command execution CA4 CA4 CA3	SHA-256: perform an add and a set of register-to-re- moves in parallel	` '	T2=CAA,a=CA0,b=CA1,c=CA2, d=CA3,e=CA4,f=CA5,g=CA6,h= CA7,T1/W= CA8
CA3 CA3 CA2	Regis	ster Value prior to o	command Value after command executes
	CA7	CA7	CA6
CA2 CA2 CA1<<<30	CA6	CA6	CA5
CA1 CA1 CA0	CA5	CA5	CA4
CAO CAO CAA	CA4	CA4	CA3+CA8
CAA CAA CAA<<<5	CA3	CA3	CA2
	CA2	CA2	CA1
V	CA1	CA1	CAO
Register Value prior to command Value after command of	executes	CA0	CAA
CA3 CA3 CA2			

Register	Value prior to command	Value after command executes	
CA3	CA3	CA2	
CA2	CA2	CA1	
CA1	CA1	CAA	
CAA	CAA	CA3	1

nc. 2006. 44 Freescale ™ semiconductor

MMCAUTraining Outline

- Module Overview
- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- 6. Reference material



Demo Code Explanation

```
// AES: Encrypts a single 16-byte block
  arguments
                pointer to 16-byte block of input plaintext
//
        *in
        *key sch pointer to key schedule (44, 52, 60 longwords)
                number of AES rounds (10, 12, 14 = f(key schedule))
//
        nr
                 pointer to 16-byte block of output ciphertext
//
        *out
           Input and output blocks may overlap
   NOTE
  calling convention
        cau aes encrypt (const unsigned char *in,
                  const unsigned char *key_sch,
//
//
                  const int
                                  nr,
//
                  unsigned char
                                     *out)
void mmcau aes encrypt (unsigned int in[], unsigned int key sch[], int nr, unsigned int
out[])
  int i,j;
// load the 4 plain test bytes into the CAU's CA0 - CA3 registers
                                                       // load in[0] -> CA0
  *(MMCAU PPB INDIRECT + (LDR+CA0)) = in[0];
  *(MMCAU PPB INDIRECT + (LDR+CA1)) = in[1];
                                                      // load in[1] -> CA1
  *(MMCAU PPB INDIRECT + (LDR+CA2)) = in[2];
                                                       // load in[2] -> CA2
  *(MMCAU PPB INDIRECT + (LDR+CA3)) = in[3];
                                                       // load in[3] -> CA3
```



Demo Code Explanation

```
// XOR the first 4 keys into the CAU's CA0 - CA3 registers
  *(MMCAU PPB INDIRECT + (XOR+CA0)) = key sch[0]: // XOR keys
  *(MMCAU PPB INDIRECT + (XOR+CA1)) = key sch[1];
  *(MMCAU PPB INDIRECT + (XOR+CA2)) = key sch[2];
  *(MMCAU PPB INDIRECT + (XOR+CA3)) = key sch[3];
// send a series of cau commands to perform the encryption
  for (i = 0, j = 4; i < nr - 1; i++, j+=4)
    *(MMCAU PPB DIRECT) = mmcau 3 cmds(AESS+CA0,AESS+CA1,AESS+CA2); // SubBytes
    *(MMCAU PPB DIRECT) = mmcau 2 cmds(AESS+CA3,AESR);
                                                                     // SubBytes, ShiftRows
    *(MMCAU PPB INDIRECT + (AESC+CA0)) = kev sch[i];
                                                               // MixColumns
    *(MMCAU PPB INDIRECT + (AESC+CA1)) = key sch[j+1];
    *(MMCAU PPB INDIRECT + (AESC+CA2)) = key sch[j+2];
    *(MMCAU PPB INDIRECT + (AESC+CA3)) = key sch[i+3];
  *(MMCAU PPB DIRECT) = mmcau 3 cmds(AESS+CA0,AESS+CA1,AESS+CA2); // SubBytes
  *(MMCAU PPB DIRECT) = mmcau 2 cmds(AESS+CA3,AESR);
                                                                   // SubBytes, ShiftRows
  *(MMCAU PPB INDIRECT + (XOR+CA0)) = key sch[i];
                                                            // XOR kevs
  *(MMCAU PPB INDIRECT + (XOR+CA1)) = key sch[j+1];
  *(MMCAU PPB INDIRECT + (XOR+CA2)) = key sch[j+2];
  *(MMCAU PPB INDIRECT + (XOR+CA3)) = key sch[i+3];
// store the 16-byte ciphertext output block into memory
  out[0] = *(MMCAU PPB INDIRECT + (STR+CA0)); // store 1st 4 bytes of ciphertext
  out[1] = *(MMCAU PPB INDIRECT + (STR+CA1)); // store 2nd 4 bytes of ciphertext
  out[2] = *(MMCAU PPB INDIRECT + (STR+CA2)); // store 3rd 4 bytes of ciphertext
  out[3] = *(MMCAU_PPB_INDIRECT + (STR+CA3)); // store 4th 4 bytes of ciphertext
```



Demo Code Explanation

▶ Some macro defintions

```
#define MMCAU PPB DIRECT
                                   (volatile uint32*) 0xE0081000 // CAU Starting Address
#define MMCAU_PPB_INDIRECT
                                    (volatile uint32*) 0xE0081800
/* CAU commands, for CMD[8:4] */
/* Load Reg */
#define LDR (0x010)
/* Store Reg */
#define STR
             (0x020)
/* registers */
             CASR
#define
                                               0x0
#define
             CAA
                                               0x1
             CA0
#define
                                               0x2
             CA<sub>1</sub>
#define
                                               0x3
#define
             CA2
                                               0x4
#define
             CA3
                                               0x5
#define
             CA4
                                               0x6
             CA5
#define
                                               0x7
#define
             CA6
                                               0x8
#define
             CA7
                                               0x9
#define
             CA8
                                               0xa
```



MMCAUTraining Outline

- Module Overview
- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- Reference material



MMCAUTraining Outline

- Module Overview
- 2. On-chip interconnects and inter-module dependencies
- 3. Software configuration
- 4. Demo code explanation
- 5. Frequently asked question list
- Reference material

