

Hello, thank you very much for taking the time to help me with my question, which is related to the previous SEMC SRAM.(Attachment is SEMC CM7 and CM4's own program)

I made changes to the program of the official SEMC SDRAM CM7 core and CM4 core, under the CM7 and CM4 core Source directory, semc_sdram.c has made changes as semc_sram.c, All sram content of the code are all the same for cm7 and cm4 program.

The question is: Why can't the CM7 core run with the same program parameters and content and what's the difference between CM7 and CM4 SRAM for SEMC?

1.The desired SRAM bus refresh results can be achieved on the CM4 core. When debugging the breakpoint to the following statement, the SEMC register section will have values and meet the requirements.



`*(char *) (0xC0000000+0x08)=0xFF;`

The screenshot shows the MCUXpresso IDE interface. On the left, the 'Peripherals' view is expanded to show SRAM control registers (SRAMCR4, SRAMCR5, SRAMCR6). The main window displays the source code for `semc_sram.c`. A breakpoint is set at the line `*(char *) (0xC0000000+0x08)=0xFF;` within a `while (1)` loop. A handwritten red note 'data bus' points to this line. The code also includes comments for SRAM refresh control and various IOCR register writes.

Cm4

2.CM 7 core will occur when debugging begins.: **Break at address "0xdeadbee" with no debug information available, or outside of program code.** And the breakpoint debugs to the same statement when the register value is 0, can not get the expected result

`*(char *) (0xC0000000+0x08)=0xFF;`



cm7