


# Coral Dev Board Micro: Mainboard Cover Page

## *Table of Contents*

<b>Page 1</b>	COVER
<b>Page 2</b>	BLOCK DIAGRAM
<b>Page 3</b>	POWER DIAGRAM
<b>Page 4</b>	MAIN POWER
<b>Page 5</b>	MIMXRT1170 PART1
<b>Page 6</b>	MIMXRT1170 PART2
<b>Page 7</b>	MIMXRT1170 PART3
<b>Page 8</b>	B2B
<b>Page 9</b>	PARALLEL CAM
<b>Page 10</b>	FLASH_BOOT
<b>Page 11</b>	SDRAM
<b>Page 12</b>	DMIC
<b>Page 13</b>	USB
<b>Page 14</b>	TPU
<b>Page 15</b>	BOOT
<b>Page 16</b>	INTERFACE/JTAG
<b>Page 16</b>	Revision History

# Coral Dev Board Micro: Mainboard Block Diagram

Refer to schematic for pins routed to B2B and default pin MUX




### Default Pin Mappings to Header

- ADC (2x)
- PWM (2x)
- DAC (1x)
- I2C (2x)
- SPI (1x)
- UART (1x)
- POWER: 1V8 (2x), 3V3 (1x), VSYS 5V (1x)
- POWER: Coin Cell LP BAK (1x)

### Signals used on Add-on boards at Release Time

- WiFi**
- POWER: 3V3
- WiFi: SDIO (1x) + Control IO
- BT: UART (1x) + Control IO
- DEBUG: JTAG Header Pads
- PoE**
- POWER: VSYS (I), 3V3 (O)
- ETHERNET: RGMII(IO) + Control IO

# Coral Dev Board Micro: Mainboard Power Diagram






Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	4/21/2023	Sheet 3 of 17
File:	03 POWER DIAGRAM.SchDoc	


Google LLC  
1600 Amphitheatre Parkway  
Mountain View, CA 94043




# Coral Dev Board Micro: Main Power



## VSYS TO ALL PRIMARY SYSTEM VOLTAGES



WDG0\_KICK Optional by customer  
DA\_GPIO0 can be programmed for watchdog use. Consult the DA9061 Datasheet




## Power Control Via Enable (PMIC)



Any TRANSITION on SYS\_EN (GPIO4) up or down will cause the DA9061 to smoothly sequence the rails up or down to enter the associated state if it's not already there

Truth Table

OFF & RISE	Sequence UP
OFF & FALL	NOTHING (Stays OFF)
ON & RISE	NOTHING (Stays ON)
ON & FALL	Sequence DOWN




# Coral Dev Board Micro: RT1176 PART1




## RT1170 HDG Excerpt for DCDC power

When internal DCDC is enabled, external delay circuit (like RC) is required to delay the "DCDC\_PSWITCH" signal 1 ms after DCDC\_IN is stable, DCDC\_IN ramps to 3.0 V within  $0.2 \cdot RC$ , and RC must be longer than 1 ms.








# Coral Dev Board Micro: RT1176 PART2




**JTAG Notes**  
 -JTAG\_TDO internally controlled - Do not pull  
 -JTAG\_TCK :: On chip 20-50k PD  
 -JTAG\_TMS :: On chip 20-50k PU  
 -JTAG\_TDI :: On chip 20-50k PU  
 -JTAG\_TRSTB :: On chip 20-50k PU  
 -JTAG\_MOD :: On chip 20-50k PD


**JTAG\_MOD**  
 High= IEEE 1149.1 standard  
 Low= Standard Debug Mode




## I2C Pullups




## Crypto Chip



## MCM/CAM I2C ISOLATION WHEN OFF




## BOOT SIGNAL ISOLATION




UART cannot be driven at boot time or USB boot mode will never be reached  
 Isolation switch added. Drive BT\_CFG\_IO\_EN high to use these pins.

# Coral Dev Board Micro: RT1176 PART3



# Coral Dev Board Micro: Board to Board Connector



## B2B Pinout



### CURRENT SENSING VIA USER DESIGNED ADD ON BOARD

Route as diff pair to B2B for current sensing  
Traces in purple loops

SENSE: Indicates pin is only for voltage and current sensing. Do not draw or supply power






# Coral Dev Board Micro: Camera Module

## Camera Module Connector


NOTE: 8-Bit cameras must use DATA2-9 on RT1170




Connector Part Numbers  
 Molex 5055502420 (receptacle on board) 30 cycles rated  
 Molex 5055512420 (plug on camera) 30 cycles rated

# Coral Dev Board Micro: Flash Boot


## 1V8 QSPI Flash



# Coral Dev Board Micro: SDRAM




## SDRAM (166MHz)



# Coral Dev Board Micro: DMIC

## DMIC Interface





### PDM Channel Info for Microphone

- SELECT = GND
  - Asserts data on falling edge (MCU samples on CLOCK rising edge)
  - By default this is left channel when two mics present on a single data line but can be swapped in the MCU
- SELECT = VDD
  - Asserts data on the rising edge (MCU samples on CLOCK falling edge)
  - By default this is left channel when two mics present on a single data line but can be swapped in the MCU


DMIC 2, 3, 4 SIGNALS sent to B2B  
DMIC 1 also sent to B2B. Depop R87 at minimum to use offboard MIC1 left channel.

# Coral Dev Board Micro: USB

## USB-C 2.0 Connector



## USB CC Controller




PORT (PTN5150A)  
 -LOW is UFP  
 -HIGH is DFP  
 \*DEFAULT: PD for UFP operation  
 DFP mode is not implemented

Host --> ID = GND  
 Device --> ID = Floating


Additional Clarification  
 - UFP: Upward facing port for USB-C. This is similar to DEVICE for USB OTG  
 - DFP: Downward facing port for USB-C. Similar to HOST for USB OTG

# Coral Dev Board Micro: TPU


## TPU Power Enable Load Switch



## TPU 1V8 LDO




## Accelerator Module Edge TPU




# Coral Dev Board Micro: Boot

## Boot Configuration

TYPE	BOOT_CFG[11] BT_CFG2[3]	BOOT_CFG[10] BT_CFG2[2]	BOOT_CFG[9] BT_CFG2[1]	BOOT_CFG[8] BT_CFG2[0]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
FlexSPI - QSPI NAND	<i>FlexSPI_INSTANCE</i> 0 - FlexSPI1 1 - FlexSPI2	<i>CS de-asserted interval between two commands</i> 0 - 100ns 1 - 200ns 2 - 400ns 3 - 500ns	<i>Root Search Count of FCB and DBBT</i> 0 - 1 1 - 2	<i>Primary boot device selection</i> 00 - Serial NOR 11 - Serial NAND	<i>Default safe communication frequency</i> 0 - High Speed (50MHz) 1 - Low Speed (30MHz)	<i>Column address width</i> 0 - 12 bits 1 - 13 bits	<i>Hold Time before access to Serial NAND</i> 0 - Hold time determined by Read Status command 1 - 500ns 2 - 1ms 3 - 3ms	<i>BOOT_CFG[1:0]</i> 0 - 64 1 - 128 2 - 256 3 - 32				
DEFAULT CONFIGURATION>	RESISTORS : 0 :: FlexSPI1	RESISTORS : 10 :: 400ns	RESISTORS : 0 FCB/DBBT =1	RESISTORS : 11 :: Serial NAND	RESISTORS : 0	RESISTORS : 0 :: 12bit	RESISTORS : 00 :: Hold time by Read Status command	RESISTORS : 00 :: (64)				



## External Boot Switch




## Boot MODE pin settings

BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

# Coral Dev Board Micro: Interface


## Buttons



Button usage for entering serial downloader mode  
Result is boot mode after soft or hard reset for given button press state

BUTTON	BOOT_MODE1	BOOT_MODE0	Result
<i>OPEN</i>	1	0	<i>Internal Boot</i>
<i>PRESSED</i>	0	1	<i>Serial Downloader Mode</i>

## Header Pinout



## Header Pinout Information


Only one possible pin configuration/muxing solution is shown for the IMXRT1170 in schematic.  
Should the user choose to MUX pins differently, net names and function may not match schematic.

## PRIVACY LED Power Save Circuit


Use CSI\_VSYNC to trigger privacy LED.

Discharge RC time constant approximately 500ms. Likely to be shorter due to


$10M * 47nF \sim 0.5s$  RC constant (assuming negligible diode leakage)




## TPU LED




## Privacy LED Camera



## PROGRAMMABLE LED



## Board Status LED



Project:	Coral Dev Board Micro	
Engineer:	Stefan	Revision: PVT
Date:	4/21/2023	Sheet 16 of 17
File:	16 INTERFACE.SchDoc	

Google LLC  
1600 Amphitheatre Parkway  
Mountain View, CA 94043





# Coral Dev Board Micro: Revision History

Revision History

Rev. Code	Date	By	Description
1.0	2022-08-12	Stefan	Schematics prepared for release

Revision History

Rev. Code	Date	By	Description