

# Jabil VRC SCHEMATICS

- Page01 - 01 COVER
- Page02 - 02 BLOCK DIAGRAM
- Page03 - 03 MAIN POWER
- Page04 - 04 POWER DOMAIN
- Page05 - 05 MIMXRT1062DVL6A
- Page06 - 06 AUDIO Amp
- Page07 - 07 AUDIO Mic
- Page08 - 08 WiFi IW416
- Page09 - 09 K32W
- Page010 - 10 QSPI FLASH
- Page011 - 11 JTAG
- Page012 - 12 SDRAM
- Page013 - 13 BOOT
- Page014 - 14 Security IC SE051
- Page015 - 15 Sensor / RGB LED Strip

## Change Note:

06/07:  
 -remove R209,R210,R130,R131,R132,R133,R134,R135 (unnecessary 0R Jumper)  
 -Separate PDM CLK (U20/21/23) to avoid hardware conflicts  
 -Adjust the "WiFi" Antenna Matching Circuit (C128,C128,R120,R262,R263,C241,R240,R119)  
 -Adjust the "Thread" Antenna Matching Circuit (C141,C142,L15)  
 -replace U15 QSPI Flash from 64Mbit to 512Mbit (IS25LP512M-JLLE)  
 -Power Net correction (C121,C214,C213)  
 -replace U4 DC/DC solution to increase capacity 2A-> 3A  
 -U12 EN Pin-8 assign correction -> pull high  
 -added 47uF(C242,C243,C244) on power in to compensate short time power surges.  
 -U7/U6 Correction DCDC\_3V3 powre up control flow, to meet Main Control Power-up sequence  
 -Replace R47 0R (0402) to FB20 for Optimize power layout  
 -Reset IC U6/U2 part Correction (Active Low, Open Drain) type  
 5/31:  
 -remove R6,R7 (unnecessary resistor)

5/30  
 -Replace C132 from 1uF to 10uF (base on Murata feedback)  
 5/27 (base on NXP feedback)  
 -Remove R37/R42 (fix SNVS/DCDC\_IN)power supply  
 -Replace QSPI FLASH by IS25LP064D-JBLE (1.8V TTL to 3.3V TTL),and also remove U10 (Flash 1.8V LDO)  
 -Add 0.1uF C239 on Thread Chip Reset Pull high pin  
 -JTAG\_MOD multi-function assign already remove.

| REVISION HISTORY |            |                           |               |
|------------------|------------|---------------------------|---------------|
| REV              | DATE       | UPDATED BY                | Note          |
| --               | 2022/05/26 | Eechaw Ng/<br>Ethan Cheng | Draft edition |
|                  |            |                           |               |
|                  |            |                           |               |
|                  |            |                           |               |
|                  |            |                           |               |

## Change Note:

07/02:  
 1.swap UART Tx/Rx K32\_USART0\_RXD/TXD , WIFI\_UART\_TXD/RXD

06/28:  
 1.remove duplicate connection"DCDC\_3V3\_PG" (correction)


06/17:  
 1.added Thread K32\_ISP\_EN/K32\_PIO0\_4 GPIO control (K32 Boot modes selaction)  
 2.adding PU/PD Resistor (R272,273) for SW Master/Slave define "GPIO\_B1\_06"  
 3.added Thread K32\_SWDIO/CLK/K32I\_RSTN interface J12 to 5pin 1.27mmx5 CONN

06/16:  
 1.remove H1-H6 (screw positioning hole define by E-DAD drawing)  
 2.added Thread K32\_ISP\_EN GPIO control  
 3.added Thread K32\_SWDIO/CLK interface J12


06/15:  
 1.J3 Speaker +- swap for layout consider  
 2.remove unnecessary 0.1uF  
 C152,C153,C154,C155,C156,C157,C158,C159,C149,C161,C163,C160,C164,C165,C166,C167,C168,  
 C169,C162,C148,C150,C151,C170,C171,C172,C173,C174,C175,C176,,C177,C178,C179,C180,C181,C182,  
 C183,C184,C185,C186,C187,C188,C191,C190,C189)  
 3.remove SH1 Audio DSP shield ( we not use the DSP on this project)

06/10:  
 1.U14 "Pin17/Pin18/Pin19" PTA based coexistence (correction)  
 2.reserved 3V3 supply R270 (DNP)  
 3.U12 (VCCA<VCCB) correction  
 4.replace RGB LED from "WS2812 (5050)" to IN-PI22TAT5R5G5B (2427) reduced to small size and Increase the number to 20pcs/PCBA

06/08:  
 1.Separate Audio interface AMP ->SAI3\_MCLK/SAI3\_TX\_BCLK/SAI3\_TX\_SYNC/SAI3\_TX\_DATA  
 2.Separate Audio interface MIC's->SAI1\_RX\_DATA1/SAI1\_RX\_DATA2/SAI1\_RX\_SYNC/SAI1\_RX\_BCLK/SAI1\_RX\_DATA0  
 3.U17 pin re-assigned based on NXP feedback and also followed the datasheet (NC assignment)  
 4.added R269 0R Jumper for debug purpose

|  |  |                |               |
|--|--|----------------|---------------|
|   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |                |               |
|  | <b>Jabil VRC</b><br><b>01 COVER</b>  |                |               |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE: Friday, July 29, 2022  | DWG NO:        | REV: <b>A</b> |
|  | DRAWN BY: Eechaw Ng / Ethan Cheng  | SHEET: 1 of 15 |               |


# VRC EE System Block Diagram (Temp) 26-May-2022




|  |  |               |  |
|--|--|---------------|--|
|  | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |               |  |
|  | <b>Jabil VRC</b><br><b>02 BLOCK DIAGRAM</b>  |               |  |
| DATE: Sunday, July 03, 2022<br>DRAWN BY: Eechaw Ng / Ethan Cheng | DWG NO.:<br>SHEET: 2 of 15   | REV: <b>A</b> |  |

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.


# Main Power



## BUTTONS




## USER LED



## Board Mounting Holes

1.remove H1-H6 (screw positioning hole define by E-DAD drawing)

## Ground TPs



Layout Note: Place Ground TPs to assist signal measurement.



**JABIL**

**Jabil Design Services**  
7F, No.411 Rui-Kuang Road, Neihu District  
Taipei City 11492, Taiwan, R.O.C.


**Jabil VRC**  
**03 MAIN POWER**

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.


|                                   |                |        |
|-----------------------------------|----------------|--------|
| DATE: Sunday, July 03, 2022       | DWG NO:        | REV: A |
| DRAWN BY: Eechaw Ng / Ethan Cheng | SHEET: 3 of 15 |        |




**9V to 5V DC/DC**




**5V to 3V3 DC/DC**




**FLASH VCC**




**AMP VCC**



**3V3 LDO for SNSVS**




**SNSVS**



**ADC**




**DCDC\_IN**



**VDD\_HIGH\_IN**





**NVCC\_SD <SD3.0>**



|   |  |                                    |         |
|---|--|------------------------------------|---------|
| <b>JABIL</b>  | <b>Jabil Design Services</b>   |                                    |         |
|   | 7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |                                    |         |
|   | <b>Jabil VRC</b>   |                                    |         |
| <b>04 POWER DOMAIN</b>  |  |                                    |         |
| The schematic and its contents are proprietary and confidential subject matter belonging to Jabil Circuit, Inc. Reproduction and use is prohibited. |  | DATE: Sunday, July 03, 2022        | DWG NO: |
|   |  | DRAWN BY: Enchuan Ng / Ethan Chang | REV: A  |
|   |  | SHEET: 4                           | of 15   |

To be confirm All IO assing  
by Excel file



|               |               |          |
|---------------|---------------|----------|
| GPIO_AD_B0_04 | GPIO_AD_B0_04 | [13]     |
| GPIO_AD_B0_05 | GPIO_AD_B0_05 | [13]     |
| GPIO_B0_04    | GPIO_B0_04    | [13]     |
| GPIO_B0_05    | GPIO_B0_05    | [13]     |
| GPIO_B0_06    | GPIO_B0_06    | [13]     |
| GPIO_B0_07    | GPIO_B0_07    | [13]     |
| GPIO_B0_08    | GPIO_B0_08    | [13]     |
| GPIO_B0_09    | GPIO_B0_09    | [13]     |
| GPIO_B0_10    | GPIO_B0_10    | [13]     |
| GPIO_B0_11    | GPIO_B0_11    | [5,7,13] |
| GPIO_B0_12    | GPIO_B0_12    | [13]     |
| GPIO_B0_13    | GPIO_B0_13    | [13]     |
| GPIO_B0_14    | GPIO_B0_14    | [5,7,13] |
| GPIO_B0_15    | GPIO_B0_15    | [5,7,13] |

**Jabil Design Services**  
7F, No.411 Rui-Kuang Road, Neihu District  
Taipei City 11492, Taiwan, R.O.C.


**Jabil VRC**  
05 MIMXRT1062DVL6A

|                                   |                |               |
|-----------------------------------|----------------|---------------|
| DATE: Friday, July 29, 2022       | DWG NO.:       | REV: <b>A</b> |
| DRAWN BY: Eechaw Ng / Ethan Cheng | SHEET: 5 of 15 |               |

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.


# AUDIO Amp

## 3.3V/1.8V Voltage Level Translators




### SAI3 (I2S) interface


To MCU GPIO  
need to confirm the SAI1 (I2S) interface



I2C Address : 0X70 (0111000x)




### Speaker Connector



## Audio Power

Power Domain TBC



# JABIL



**Jabil Design Services**  
7F, No.411 Rui-Kuang Road, Neihu District  
Taipei City 11492, Taiwan, R.O.C.

**Jabil VRC**  
**07 AUDIO Mic (added)**

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.


|                                      |                   |                  |
|--------------------------------------|-------------------|------------------|
| DATE:<br>Sunday, July 03, 2022       | DWG NO:           | REV:<br><b>A</b> |
| DRAWN BY:<br>Eechaw Ng / Ethan Cheng | SHEET:<br>6 of 15 |                  |

# MICROPHONE Interface



|  |  |          |               |
|--|--|----------|---------------|
|  | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |          |               |
|  | <b>Jabil VRC</b><br><b>07 AUDIO Mic (added)</b>  |          |               |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE: Sunday, July 03, 2022  | DWG NO.: | REV: <b>A</b> |
| DRAWN BY: Eechaw Ng / Ethan Cheng  | SHEET: 7 of 15   |          |               |

# 11.1 WiFi IW416




|                                   |  |               |
|-----------------------------------|--|---------------|
|                                   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |               |
|                                   | <b>Jabil VRC</b><br>08 WiFi IW416 (added)  |               |
| DATE: Sunday, July 03, 2022       | DWG NO.:   | REV: <b>A</b> |
| DRAWN BY: Eechaw Ng / Ethan Cheng | SHEET: 8 of 15   |               |

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.



## 11.2 K32W061 Thread (added)



**JABIL**

**Jabil Design Services**  
7F, No.411 Rui-Kuang Road, Neihu District  
Taipei City 11492, Taiwan, R.O.C.

**Jabil VRC**  
**09 K32W (added)**

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.

DATE: Sunday, July 03, 2022

DWG NO:

REV:


DRAWN BY:


Eechaw Ng / Ethan Cheng

SHEET:


g of 15

# 1V8 QSPI Flash




|  |  |         |                 |
|--|--|---------|-----------------|
|   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |         |                 |
|  | <b>Jabil VRC</b><br><b>10 QSPI FLASH</b>   |         |                 |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE: Sunday, July 03, 2022  | DWG NO: | REV: <b>A</b>   |
|  | DRAWN BY: Eechaw Ng / Ethan Cheng  |         | SHEET: 10 of 15 |


# JTAG(SWD)




1.SWD debug is enabled by default  
 2.Board rework and fuse programming are needed to support JTAG debug

|  |  |         |               |
|--|--|---------|---------------|
|   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |         |               |
|  | <b>Jabil VRC</b><br><b>11 JTAG</b>   |         |               |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE: Sunday, July 03, 2022  | DWG NO: | REV: <b>A</b> |
| DRAWN BY: <b>Eechaw Ng / Ethan Cheng</b>   | SHEET: 11 of 15  |         |               |

# SDRAM




|  |  |         |               |
|--|--|---------|---------------|
|   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |         |               |
|  | <b>Jabil VRC</b><br><b>12 SDRAM</b>  |         |               |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE: Sunday, July 03, 2022  | DWG NO: | REV: <b>A</b> |
| DRAWN BY: Eechaw Ng / Ethan Cheng  | SHEET: 12 of 15  |         |               |

# BOOT CONFIG TABLE

| TYPE                        | 0/1   | 0/1  | 0/1   | 0/1   | 0/1         | 0/1         | 0/1  | 0/1         | 0/1  | 0/1  | 0/1  | 0/1   |
|-----------------------------|---|--|---|---|-------------|-------------|--|-------------|--|--|--|---|
|                             | BOOT_CFG[11]  | BOOT_CFG[10]   | BOOT_CFG[9]                                   | BOOT_CFG[8]   | BOOT_CFG[7] | BOOT_CFG[6] | BOOT_CFG[5]  | BOOT_CFG[4] | BOOT_CFG[3]  | BOOT_CFG[2]  | BOOT_CFG[1]  | BOOT_CFG[0]   |
| <b>FlexSPI - Serial NOR</b> | <i>Infinite-Loop:<br/>(Debug USE only)<br/>0 - Disable<br/>1 - Enable</i> | <i>FLASH_TYPE<br/>000-Device supports 3B read by default<br/>001-Device supports 4B read by default<br/>010-HyperFlash 1V8<br/>011-HyperFlash 3V3<br/>100-MXIC Octal DDR</i> |   |   | 0           | 0           | 0  | 0           | <i>HOLD TIME:<br/>00 - 500us<br/>01 - 1ms<br/>10 - 3ms<br/>11 - 10ms</i>                               |  | <i>EncryptedXIP<br/>0 - Disabled<br/>1 - Enabled</i> | <i>Reserved</i>                                     |
| <b>SD</b>                   | <i>Infinite-Loop:<br/>(Debug USE only)<br/>0 - Disable<br/>1 - Enable</i> | <i>Reserved</i>  | <i>Bus Width:<br/>0 - 1-bit<br/>1 - 4-bit</i> | <i>SD1 VOLTAGE<br/>SELECTION:<br/>0 - 3.3V<br/>1 - 1.8V</i> | 0           | 1           | <i>SD/SDXC Speed:<br/>00 - Normal/SDR12<br/>01 - High/SDR25<br/>10 - SDR50<br/>11 - SDR104</i> |             | <i>SD Power<br/>Cycle Enable:<br/>'0' - No power<br/>cycle<br/>'1' - Enabled via<br/>USDHC_RST pad</i> | <i>SD Loopback<br/>Clock Source Sel:<br/>(for SDR50 and<br/>SDR104 only)<br/>'0' - through SD<br/>'1' - direct</i> | <i>Port Select:<br/>0 - eSDHC1<br/>1 - eSDHC2</i>    | <i>Fast Boot:<br/>0 - Regular<br/>1 - Fast Boot</i> |


To be Confirm can we remove those switch and release the GPIO?




|                                   |  |               |  |
|-----------------------------------|--|---------------|--|
|                                   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |               |  |
|                                   | <b>Jabil VRC</b><br><b>13 BOOT</b>   |               |  |
| DATE: Sunday, July 03, 2022       | DWG NO:  | REV: <b>A</b> |  |
| DRAWN BY: Eechaw Ng / Ethan Cheng | SHEET: 13 of 15  |               |  |

This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled.


# 19 Security IC SE051



|  |  |         |                 |
|--|--|---------|-----------------|
|   | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |         |                 |
|  | <b>Jabil VRC</b><br><b>14 Security IC SE051</b>  |         |                 |
| This schematic and its contents are proprietary and comprise legally protected subject matter belonging to Jabil Circuit, Inc. Reproduction and use is controlled. | DATE:  | DWG NO: | REV:            |
|  | Sunday, July 03, 2022  |         | <b>A</b>        |
| DRAWN BY:  | Eechaw Ng / Ethan Cheng  |         | SHEET: 14 of 15 |

# 15 Sensor / RGB LED Strip


## BME680 sensor connector interface



I2C address:  
SDO=0 : (0x76)  
SDO=1 : (0x77)



## Integrated IC RGB LED (2427)



|  |  |                  |  |
|--|--|------------------|--|
|  | <b>Jabil Design Services</b><br>7F, No.411 Rui-Kuang Road, Neihu District<br>Taipei City 11492, Taiwan, R.O.C. |                  |  |
|  | <b>Jabil VRC</b><br><b>15 Sensor</b>   |                  |  |
| DATE: Sunday, July 03, 2022<br>DRAWN BY: Eechaw Ng / Ethan Cheng | DWG NO:<br>SHEET: 15 of 15   | REV:<br><b>A</b> |  |