Callisto4Bootloader: board/dcd.c Source File

Callisto4Bootloader

dcd.c
Go to the documentation of this file.
1 /***********************************************************************************************************************
2 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
3 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
4 **********************************************************************************************************************/
5
6 #include "dcd.h"
7
8 /* Component ID definition, used by tools. */
9 #ifndef FSL_COMPONENT_ID
10 #define FSL_COMPONENT_ID "platform.drivers.xip_board"
11 #endif
12
13 #if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1)
14 #if defined(XIP_BOOT_HEADER_DCD_ENABLE) && (XIP_BOOT_HEADER_DCD_ENABLE == 1)
15 #if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
16 __attribute__((section(".boot_hdr.dcd_data")))
17 #elif defined(__ICCARM__)
18 #pragma location = ".boot_hdr.dcd_data"
19 #endif
20
21 /* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
22 !!GlobalInfo
23 product: DCDx V2.0
24 processor: MIMXRT1062xxxxA
25 package_id: MIMXRT1062DVL6A
26 mcu_data: ksdk2_0
27 processor_version: 7.0.1
28 board: MIMXRT1060-EVK
29 output_format: c_array
30 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS **********/
31 /* COMMENTS BELOW ARE USED AS SETTINGS FOR DCD DATA */
32 const uint8_t dcd_data[] = {
33 /* HEADER */
34 /* Tag */
35 0xD2,
36 /* Image Length */
37 0x04, 0x30,
38 /* Version */
39 0x41,
40
41 /* COMMANDS */
42
43 /* group: 'Imported Commands' */
44 /* #1.1-117, command header bytes for merged 'Write - value' command */
45 0xCC, 0x03, 0xAC, 0x04,
46 /* #1.1, command: write_value, address: CCM_CCGR0, value: 0xFFFFFFFF, size: 4 */
47 0x40, 0x0F, 0xC0, 0x68, 0xFF, 0xFF, 0xFF, 0xFF,
48 /* #1.2, command: write_value, address: CCM_CCGR1, value: 0xFFFFFFFF, size: 4 */
49 0x40, 0x0F, 0xC0, 0x6C, 0xFF, 0xFF, 0xFF, 0xFF,
50 /* #1.3, command: write_value, address: CCM_CCGR2, value: 0xFFFFFFFF, size: 4 */
51 0x40, 0x0F, 0xC0, 0x70, 0xFF, 0xFF, 0xFF, 0xFF,
52 /* #1.4, command: write_value, address: CCM_CCGR3, value: 0xFFFFFFFF, size: 4 */
53 0x40, 0x0F, 0xC0, 0x74, 0xFF, 0xFF, 0xFF, 0xFF,
54 /* #1.5, command: write_value, address: CCM_CCGR4, value: 0xFFFFFFFF, size: 4 */
55 0x40, 0x0F, 0xC0, 0x78, 0xFF, 0xFF, 0xFF, 0xFF,
56 /* #1.6, command: write_value, address: CCM_CCGR5, value: 0xFFFFFFFF, size: 4 */
57 0x40, 0x0F, 0xC0, 0x7C, 0xFF, 0xFF, 0xFF, 0xFF,
58 /* #1.7, command: write_value, address: CCM_CCGR6, value: 0xFFFFFFFF, size: 4 */
59 0x40, 0x0F, 0xC0, 0x80, 0xFF, 0xFF, 0xFF, 0xFF,
60 /* #1.8, command: write_value, address: CCM_ANALOG_PLL_SYS, value: 0x2001, size: 4 */
61 0x40, 0x0D, 0x80, 0x30, 0x00, 0x00, 0x20, 0x01,
62 /* #1.9, command: write_value, address: CCM_ANALOG_PFD_528, value: 0x1D0000, size: 4 */
63 0x40, 0x0D, 0x81, 0x00, 0x00, 0x1D, 0x00, 0x00,
64 /* #1.10, command: write_value, address: CCM_CBCDR, value: 0x10D40, size: 4 */
65 0x40, 0x0F, 0xC0, 0x14, 0x00, 0x01, 0x0D, 0x40,
66 /* #1.11, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00, value: 0x00, size: 4 */
67 0x40, 0x1F, 0x80, 0x14, 0x00, 0x00, 0x00, 0x00,
68 /* #1.12, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01, value: 0x00, size: 4 */
69 0x40, 0x1F, 0x80, 0x18, 0x00, 0x00, 0x00, 0x00,
70 /* #1.13, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02, value: 0x00, size: 4 */
71 0x40, 0x1F, 0x80, 0x1C, 0x00, 0x00, 0x00, 0x00,
72 /* #1.14, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03, value: 0x00, size: 4 */
73 0x40, 0x1F, 0x80, 0x20, 0x00, 0x00, 0x00, 0x00,
74 /* #1.15, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04, value: 0x00, size: 4 */
75 0x40, 0x1F, 0x80, 0x24, 0x00, 0x00, 0x00, 0x00,
76 /* #1.16, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05, value: 0x00, size: 4 */
77 0x40, 0x1F, 0x80, 0x28, 0x00, 0x00, 0x00, 0x00,
78 /* #1.17, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06, value: 0x00, size: 4 */
79 0x40, 0x1F, 0x80, 0x2C, 0x00, 0x00, 0x00, 0x00,
80 /* #1.18, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07, value: 0x00, size: 4 */
81 0x40, 0x1F, 0x80, 0x30, 0x00, 0x00, 0x00, 0x00,
82 /* #1.19, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08, value: 0x00, size: 4 */
83 0x40, 0x1F, 0x80, 0x34, 0x00, 0x00, 0x00, 0x00,
84 /* #1.20, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09, value: 0x00, size: 4 */
85 0x40, 0x1F, 0x80, 0x38, 0x00, 0x00, 0x00, 0x00,
86 /* #1.21, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10, value: 0x00, size: 4 */
87 0x40, 0x1F, 0x80, 0x3C, 0x00, 0x00, 0x00, 0x00,
88 /* #1.22, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11, value: 0x00, size: 4 */
89 0x40, 0x1F, 0x80, 0x40, 0x00, 0x00, 0x00, 0x00,
90 /* #1.23, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12, value: 0x00, size: 4 */
91 0x40, 0x1F, 0x80, 0x44, 0x00, 0x00, 0x00, 0x00,
92 /* #1.24, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13, value: 0x00, size: 4 */
93 0x40, 0x1F, 0x80, 0x48, 0x00, 0x00, 0x00, 0x00,
94 /* #1.25, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14, value: 0x00, size: 4 */
95 0x40, 0x1F, 0x80, 0x4C, 0x00, 0x00, 0x00, 0x00,
96 /* #1.26, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15, value: 0x00, size: 4 */
97 0x40, 0x1F, 0x80, 0x50, 0x00, 0x00, 0x00, 0x00,
98 /* #1.27, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16, value: 0x00, size: 4 */
99 0x40, 0x1F, 0x80, 0x54, 0x00, 0x00, 0x00, 0x00,
100 /* #1.28, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17, value: 0x00, size: 4 */
101 0x40, 0x1F, 0x80, 0x58, 0x00, 0x00, 0x00, 0x00,
102 /* #1.29, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18, value: 0x00, size: 4 */
103 0x40, 0x1F, 0x80, 0x5C, 0x00, 0x00, 0x00, 0x00,
104 /* #1.30, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19, value: 0x00, size: 4 */
105 0x40, 0x1F, 0x80, 0x60, 0x00, 0x00, 0x00, 0x00,
106 /* #1.31, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20, value: 0x00, size: 4 */
107 0x40, 0x1F, 0x80, 0x64, 0x00, 0x00, 0x00, 0x00,
108 /* #1.32, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21, value: 0x00, size: 4 */
109 0x40, 0x1F, 0x80, 0x68, 0x00, 0x00, 0x00, 0x00,
110 /* #1.33, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22, value: 0x00, size: 4 */
111 0x40, 0x1F, 0x80, 0x6C, 0x00, 0x00, 0x00, 0x00,
112 /* #1.34, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23, value: 0x00, size: 4 */
113 0x40, 0x1F, 0x80, 0x70, 0x00, 0x00, 0x00, 0x00,
114 /* #1.35, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24, value: 0x00, size: 4 */
115 0x40, 0x1F, 0x80, 0x74, 0x00, 0x00, 0x00, 0x00,
116 /* #1.36, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25, value: 0x00, size: 4 */
117 0x40, 0x1F, 0x80, 0x78, 0x00, 0x00, 0x00, 0x00,
118 /* #1.37, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26, value: 0x00, size: 4 */
119 0x40, 0x1F, 0x80, 0x7C, 0x00, 0x00, 0x00, 0x00,
120 /* #1.38, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27, value: 0x00, size: 4 */
121 0x40, 0x1F, 0x80, 0x80, 0x00, 0x00, 0x00, 0x00,
122 /* #1.39, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28, value: 0x00, size: 4 */
123 0x40, 0x1F, 0x80, 0x84, 0x00, 0x00, 0x00, 0x00,
124 /* #1.40, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29, value: 0x00, size: 4 */
125 0x40, 0x1F, 0x80, 0x88, 0x00, 0x00, 0x00, 0x00,
126 /* #1.41, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30, value: 0x00, size: 4 */
127 0x40, 0x1F, 0x80, 0x8C, 0x00, 0x00, 0x00, 0x00,
128 /* #1.42, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31, value: 0x00, size: 4 */
129 0x40, 0x1F, 0x80, 0x90, 0x00, 0x00, 0x00, 0x00,
130 /* #1.43, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32, value: 0x00, size: 4 */
131 0x40, 0x1F, 0x80, 0x94, 0x00, 0x00, 0x00, 0x00,
132 /* #1.44, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33, value: 0x00, size: 4 */
133 0x40, 0x1F, 0x80, 0x98, 0x00, 0x00, 0x00, 0x00,
134 /* #1.45, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34, value: 0x00, size: 4 */
135 0x40, 0x1F, 0x80, 0x9C, 0x00, 0x00, 0x00, 0x00,
136 /* #1.46, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35, value: 0x00, size: 4 */
137 0x40, 0x1F, 0x80, 0xA0, 0x00, 0x00, 0x00, 0x00,
138 /* #1.47, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36, value: 0x00, size: 4 */
139 0x40, 0x1F, 0x80, 0xA4, 0x00, 0x00, 0x00, 0x00,
140 /* #1.48, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37, value: 0x00, size: 4 */
141 0x40, 0x1F, 0x80, 0xA8, 0x00, 0x00, 0x00, 0x00,
142 /* #1.49, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38, value: 0x00, size: 4 */
143 0x40, 0x1F, 0x80, 0xAC, 0x00, 0x00, 0x00, 0x00,
144 /* #1.50, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39, value: 0x10, size: 4 */
145 0x40, 0x1F, 0x80, 0xB0, 0x00, 0x00, 0x00, 0x10,
146 /* #1.51, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40, value: 0x00, size: 4 */
147 0x40, 0x1F, 0x80, 0xB4, 0x00, 0x00, 0x00, 0x00,
148 /* #1.52, command: write_value, address: IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41, value: 0x00, size: 4 */
149 0x40, 0x1F, 0x80, 0xB8, 0x00, 0x00, 0x00, 0x00,
150 /* #1.53, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00, value: 0x110F9, size: 4 */
151 0x40, 0x1F, 0x82, 0x04, 0x00, 0x01, 0x10, 0xF9,
152 /* #1.54, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01, value: 0x110F9, size: 4 */
153 0x40, 0x1F, 0x82, 0x08, 0x00, 0x01, 0x10, 0xF9,
154 /* #1.55, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02, value: 0x110F9, size: 4 */
155 0x40, 0x1F, 0x82, 0x0C, 0x00, 0x01, 0x10, 0xF9,
156 /* #1.56, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03, value: 0x110F9, size: 4 */
157 0x40, 0x1F, 0x82, 0x10, 0x00, 0x01, 0x10, 0xF9,
158 /* #1.57, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04, value: 0x110F9, size: 4 */
159 0x40, 0x1F, 0x82, 0x14, 0x00, 0x01, 0x10, 0xF9,
160 /* #1.58, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05, value: 0x110F9, size: 4 */
161 0x40, 0x1F, 0x82, 0x18, 0x00, 0x01, 0x10, 0xF9,
162 /* #1.59, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06, value: 0x110F9, size: 4 */
163 0x40, 0x1F, 0x82, 0x1C, 0x00, 0x01, 0x10, 0xF9,
164 /* #1.60, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07, value: 0x110F9, size: 4 */
165 0x40, 0x1F, 0x82, 0x20, 0x00, 0x01, 0x10, 0xF9,
166 /* #1.61, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08, value: 0x110F9, size: 4 */
167 0x40, 0x1F, 0x82, 0x24, 0x00, 0x01, 0x10, 0xF9,
168 /* #1.62, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09, value: 0x110F9, size: 4 */
169 0x40, 0x1F, 0x82, 0x28, 0x00, 0x01, 0x10, 0xF9,
170 /* #1.63, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10, value: 0x110F9, size: 4 */
171 0x40, 0x1F, 0x82, 0x2C, 0x00, 0x01, 0x10, 0xF9,
172 /* #1.64, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11, value: 0x110F9, size: 4 */
173 0x40, 0x1F, 0x82, 0x30, 0x00, 0x01, 0x10, 0xF9,
174 /* #1.65, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12, value: 0x110F9, size: 4 */
175 0x40, 0x1F, 0x82, 0x34, 0x00, 0x01, 0x10, 0xF9,
176 /* #1.66, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13, value: 0x110F9, size: 4 */
177 0x40, 0x1F, 0x82, 0x38, 0x00, 0x01, 0x10, 0xF9,
178 /* #1.67, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14, value: 0x110F9, size: 4 */
179 0x40, 0x1F, 0x82, 0x3C, 0x00, 0x01, 0x10, 0xF9,
180 /* #1.68, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15, value: 0x110F9, size: 4 */
181 0x40, 0x1F, 0x82, 0x40, 0x00, 0x01, 0x10, 0xF9,
182 /* #1.69, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16, value: 0x110F9, size: 4 */
183 0x40, 0x1F, 0x82, 0x44, 0x00, 0x01, 0x10, 0xF9,
184 /* #1.70, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17, value: 0x110F9, size: 4 */
185 0x40, 0x1F, 0x82, 0x48, 0x00, 0x01, 0x10, 0xF9,
186 /* #1.71, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18, value: 0x110F9, size: 4 */
187 0x40, 0x1F, 0x82, 0x4C, 0x00, 0x01, 0x10, 0xF9,
188 /* #1.72, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19, value: 0x110F9, size: 4 */
189 0x40, 0x1F, 0x82, 0x50, 0x00, 0x01, 0x10, 0xF9,
190 /* #1.73, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20, value: 0x110F9, size: 4 */
191 0x40, 0x1F, 0x82, 0x54, 0x00, 0x01, 0x10, 0xF9,
192 /* #1.74, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21, value: 0x110F9, size: 4 */
193 0x40, 0x1F, 0x82, 0x58, 0x00, 0x01, 0x10, 0xF9,
194 /* #1.75, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22, value: 0x110F9, size: 4 */
195 0x40, 0x1F, 0x82, 0x5C, 0x00, 0x01, 0x10, 0xF9,
196 /* #1.76, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23, value: 0x110F9, size: 4 */
197 0x40, 0x1F, 0x82, 0x60, 0x00, 0x01, 0x10, 0xF9,
198 /* #1.77, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24, value: 0x110F9, size: 4 */
199 0x40, 0x1F, 0x82, 0x64, 0x00, 0x01, 0x10, 0xF9,
200 /* #1.78, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25, value: 0x110F9, size: 4 */
201 0x40, 0x1F, 0x82, 0x68, 0x00, 0x01, 0x10, 0xF9,
202 /* #1.79, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26, value: 0x110F9, size: 4 */
203 0x40, 0x1F, 0x82, 0x6C, 0x00, 0x01, 0x10, 0xF9,
204 /* #1.80, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27, value: 0x110F9, size: 4 */
205 0x40, 0x1F, 0x82, 0x70, 0x00, 0x01, 0x10, 0xF9,
206 /* #1.81, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28, value: 0x110F9, size: 4 */
207 0x40, 0x1F, 0x82, 0x74, 0x00, 0x01, 0x10, 0xF9,
208 /* #1.82, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29, value: 0x110F9, size: 4 */
209 0x40, 0x1F, 0x82, 0x78, 0x00, 0x01, 0x10, 0xF9,
210 /* #1.83, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30, value: 0x110F9, size: 4 */
211 0x40, 0x1F, 0x82, 0x7C, 0x00, 0x01, 0x10, 0xF9,
212 /* #1.84, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31, value: 0x110F9, size: 4 */
213 0x40, 0x1F, 0x82, 0x80, 0x00, 0x01, 0x10, 0xF9,
214 /* #1.85, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32, value: 0x110F9, size: 4 */
215 0x40, 0x1F, 0x82, 0x84, 0x00, 0x01, 0x10, 0xF9,
216 /* #1.86, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33, value: 0x110F9, size: 4 */
217 0x40, 0x1F, 0x82, 0x88, 0x00, 0x01, 0x10, 0xF9,
218 /* #1.87, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34, value: 0x110F9, size: 4 */
219 0x40, 0x1F, 0x82, 0x8C, 0x00, 0x01, 0x10, 0xF9,
220 /* #1.88, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35, value: 0x110F9, size: 4 */
221 0x40, 0x1F, 0x82, 0x90, 0x00, 0x01, 0x10, 0xF9,
222 /* #1.89, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36, value: 0x110F9, size: 4 */
223 0x40, 0x1F, 0x82, 0x94, 0x00, 0x01, 0x10, 0xF9,
224 /* #1.90, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37, value: 0x110F9, size: 4 */
225 0x40, 0x1F, 0x82, 0x98, 0x00, 0x01, 0x10, 0xF9,
226 /* #1.91, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38, value: 0x110F9, size: 4 */
227 0x40, 0x1F, 0x82, 0x9C, 0x00, 0x01, 0x10, 0xF9,
228 /* #1.92, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39, value: 0x110F9, size: 4 */
229 0x40, 0x1F, 0x82, 0xA0, 0x00, 0x01, 0x10, 0xF9,
230 /* #1.93, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40, value: 0x110F9, size: 4 */
231 0x40, 0x1F, 0x82, 0xA4, 0x00, 0x01, 0x10, 0xF9,
232 /* #1.94, command: write_value, address: IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41, value: 0x110F9, size: 4 */
233 0x40, 0x1F, 0x82, 0xA8, 0x00, 0x01, 0x10, 0xF9,
234 /* #1.95, command: write_value, address: SEMC_MCR, value: 0x10000004, size: 4 */
235 0x40, 0x2F, 0x00, 0x00, 0x10, 0x00, 0x00, 0x04,
236 /* #1.96, command: write_value, address: SEMC_BMCR0, value: 0x30524, size: 4 */
237 0x40, 0x2F, 0x00, 0x08, 0x00, 0x03, 0x05, 0x24,
238 /* #1.97, command: write_value, address: SEMC_BMCR1, value: 0x6030524, size: 4 */
239 0x40, 0x2F, 0x00, 0x0C, 0x06, 0x03, 0x05, 0x24,
240 /* #1.98, command: write_value, address: SEMC_BR0, value: 0x8000001B, size: 4 */
241 0x40, 0x2F, 0x00, 0x10, 0x80, 0x00, 0x00, 0x1B,
242 /* #1.99, command: write_value, address: SEMC_BR1, value: 0x8200001B, size: 4 */
243 0x40, 0x2F, 0x00, 0x14, 0x82, 0x00, 0x00, 0x1B,
244 /* #1.100, command: write_value, address: SEMC_BR2, value: 0x8400001B, size: 4 */
245 0x40, 0x2F, 0x00, 0x18, 0x84, 0x00, 0x00, 0x1B,
246 /* #1.101, command: write_value, address: SEMC_BR3, value: 0x8600001B, size: 4 */
247 0x40, 0x2F, 0x00, 0x1C, 0x86, 0x00, 0x00, 0x1B,
248 /* #1.102, command: write_value, address: SEMC_BR4, value: 0x90000021, size: 4 */
249 0x40, 0x2F, 0x00, 0x20, 0x90, 0x00, 0x00, 0x21,
250 /* #1.103, command: write_value, address: SEMC_BR5, value: 0xA0000019, size: 4 */
251 0x40, 0x2F, 0x00, 0x24, 0xA0, 0x00, 0x00, 0x19,
252 /* #1.104, command: write_value, address: SEMC_BR6, value: 0xA8000017, size: 4 */
253 0x40, 0x2F, 0x00, 0x28, 0xA8, 0x00, 0x00, 0x17,
254 /* #1.105, command: write_value, address: SEMC_BR7, value: 0xA900001B, size: 4 */
255 0x40, 0x2F, 0x00, 0x2C, 0xA9, 0x00, 0x00, 0x1B,
256 /* #1.106, command: write_value, address: SEMC_BR8, value: 0x21, size: 4 */
257 0x40, 0x2F, 0x00, 0x30, 0x00, 0x00, 0x00, 0x21,
258 /* #1.107, command: write_value, address: SEMC_IOCR, value: 0x79A8, size: 4 */
259 0x40, 0x2F, 0x00, 0x04, 0x00, 0x00, 0x79, 0xA8,
260 /* #1.108, command: write_value, address: SEMC_SDRAMCR0, value: 0xF31, size: 4 */
261 0x40, 0x2F, 0x00, 0x40, 0x00, 0x00, 0x0F, 0x31,
262 /* #1.109, command: write_value, address: SEMC_SDRAMCR1, value: 0x652922, size: 4 */
263 0x40, 0x2F, 0x00, 0x44, 0x00, 0x65, 0x29, 0x22,
264 /* #1.110, command: write_value, address: SEMC_SDRAMCR2, value: 0x10920, size: 4 */
265 0x40, 0x2F, 0x00, 0x48, 0x00, 0x01, 0x09, 0x20,
266 /* #1.111, command: write_value, address: SEMC_SDRAMCR3, value: 0x50210A08, size: 4 */
267 0x40, 0x2F, 0x00, 0x4C, 0x50, 0x21, 0x0A, 0x08,
268 /* #1.112, command: write_value, address: SEMC_DBICR0, value: 0x21, size: 4 */
269 0x40, 0x2F, 0x00, 0x80, 0x00, 0x00, 0x00, 0x21,
270 /* #1.113, command: write_value, address: SEMC_DBICR1, value: 0x888888, size: 4 */
271 0x40, 0x2F, 0x00, 0x84, 0x00, 0x88, 0x88, 0x88,
272 /* #1.114, command: write_value, address: SEMC_IPCR1, value: 0x02, size: 4 */
273 0x40, 0x2F, 0x00, 0x94, 0x00, 0x00, 0x00, 0x02,
274 /* #1.115, command: write_value, address: SEMC_IPCR2, value: 0x00, size: 4 */
275 0x40, 0x2F, 0x00, 0x98, 0x00, 0x00, 0x00, 0x00,
276 /* #1.116, command: write_value, address: SEMC_IPCR0, value: 0x80000000, size: 4 */
277 0x40, 0x2F, 0x00, 0x90, 0x80, 0x00, 0x00, 0x00,
278 /* #1.117, command: write_value, address: SEMC_IPCMD, value: 0xA55A000F, size: 4 */
279 0x40, 0x2F, 0x00, 0x9C, 0xA5, 0x5A, 0x00, 0x0F,
280 /* #2, command: check_any_bit_set, address: SEMC_INTR, value: 0x01, size: 4 */
281 0xCF, 0x00, 0x0C, 0x1C, 0x40, 0x2F, 0x00, 0x3C, 0x00, 0x00, 0x00, 0x01,
282 /* #3.1-2, command header bytes for merged 'Write - value' command */
283 0xCC, 0x00, 0x14, 0x04,
284 /* #3.1, command: write_value, address: SEMC_IPCR0, value: 0x80000000, size: 4 */
285 0x40, 0x2F, 0x00, 0x90, 0x80, 0x00, 0x00, 0x00,
286 /* #3.2, command: write_value, address: SEMC_IPCMD, value: 0xA55A000C, size: 4 */
287 0x40, 0x2F, 0x00, 0x9C, 0xA5, 0x5A, 0x00, 0x0C,
288 /* #4, command: check_any_bit_set, address: SEMC_INTR, value: 0x01, size: 4 */
289 0xCF, 0x00, 0x0C, 0x1C, 0x40, 0x2F, 0x00, 0x3C, 0x00, 0x00, 0x00, 0x01,
290 /* #5.1-2, command header bytes for merged 'Write - value' command */
291 0xCC, 0x00, 0x14, 0x04,
292 /* #5.1, command: write_value, address: SEMC_IPCR0, value: 0x80000000, size: 4 */
293 0x40, 0x2F, 0x00, 0x90, 0x80, 0x00, 0x00, 0x00,
294 /* #5.2, command: write_value, address: SEMC_IPCMD, value: 0xA55A000C, size: 4 */
295 0x40, 0x2F, 0x00, 0x9C, 0xA5, 0x5A, 0x00, 0x0C,
296 /* #6, command: check_any_bit_set, address: SEMC_INTR, value: 0x01, size: 4 */
297 0xCF, 0x00, 0x0C, 0x1C, 0x40, 0x2F, 0x00, 0x3C, 0x00, 0x00, 0x00, 0x01,
298 /* #7.1-3, command header bytes for merged 'Write - value' command */
299 0xCC, 0x00, 0x1C, 0x04,
300 /* #7.1, command: write_value, address: SEMC_IPTXDAT, value: 0x33, size: 4 */
301 0x40, 0x2F, 0x00, 0xA0, 0x00, 0x00, 0x00, 0x33,
302 /* #7.2, command: write_value, address: SEMC_IPCR0, value: 0x80000000, size: 4 */
303 0x40, 0x2F, 0x00, 0x90, 0x80, 0x00, 0x00, 0x00,
304 /* #7.3, command: write_value, address: SEMC_IPCMD, value: 0xA55A000A, size: 4 */
305 0x40, 0x2F, 0x00, 0x9C, 0xA5, 0x5A, 0x00, 0x0A,
306 /* #8, command: check_any_bit_set, address: SEMC_INTR, value: 0x01, size: 4 */
307 0xCF, 0x00, 0x0C, 0x1C, 0x40, 0x2F, 0x00, 0x3C, 0x00, 0x00, 0x00, 0x01,
308 /* #9, command: write_value, address: SEMC_SDRAMCR3, value: 0x50210A09, size: 4 */
309 0xCC, 0x00, 0x0C, 0x04, 0x40, 0x2F, 0x00, 0x4C, 0x50, 0x21, 0x0A, 0x09
310 };
311 /* BE CAREFUL MODIFYING THIS SETTINGS - IT IS YAML SETTINGS FOR TOOLS */
312
313 #else
314 const uint8_t dcd_data[] = {0x00};
315 #endif /* XIP_BOOT_HEADER_DCD_ENABLE */
316 #endif /* XIP_BOOT_HEADER_ENABLE */
__attribute__
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
Reverse byte order (16 bit)
Definition: cmsis_armcc.h:467
dcd.h