

## Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	Battery Charger
Page 13	NOTE
Page 14	IOMUX
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

## Revision History

Rev. Code	Date	By	Description
A	2015-02-28	Javen	1 Revision A release
B	2015-06-12	Javen	1 OSC issue: Add R518,R515,R513,Q501,Y503,r516,r517 2 VDD_ARM_SOC_IN voltage: Change R706 to 215K, R707 to 147K, R708 to 1.5M Change R513,R517 to DCDC_3V3 3 DDR3 write leveling issue: exchang DDR3 DRAM_DATA3 and DRAM_DATA11 4 Add R519 for backup
C	2015-07-07	Javen	1 FCC update: Add C423,C415,R413,C414,C420,C417,C421,C416,C422,C418 2 VDD_HIGH_IN power consumption update: Change R513 from 10K to 1M Change R513,R517 to DCDC_3V3
	2015-07-14	Javen	3 Add R520 for OSC vih Change R510,C505 connection for OSC backup
A	2015-07-24	ChenWenhua	1 The changes based on MCIMX6UL-CM Version C 2 Replce discrete power with PF3000 Adding Li-cell charger circuit Reserve PF3000/3001 compatible design
B	2015-10-08	ChenWenhua	1 Change C705,C706,C801,R792 to DNP. 2 Add R810,R811,R812,R813

1. Unless Otherwise Specified:


- All resistors are in ohms, 10%, 1/8 Watt,0603
- All capacitors are in uF, 20%, 50V,0603
- All voltages are DC
- All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.

4. Special signal usage:  
 \_B Denotes - Active-Low Signal  
 <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM-P3</b>	ICAP Classification: FCP: FIUO: X PUBI:	
Drawn by: DRAWN_BY	Page Title: <b>Title and Rev History</b>	Approved: APPROVER	
Size C	Document Number SCH-28913 PDF: SPF-28913	Date: Friday, October 09, 2015	Rev B
		Sheet 1 of 14	

# i.MX6UL EVK Block Diagram


##### Blcok Diagram Rev 1.0 #####

# MCIMX6UL-BB

MPN: MCIMX6UL-BB Agile No: 28616  
MPN: MCIMX6UL-CM-P3 Agile No: 28913



# MCIMX6UL-CM-P3



		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-9x9CM</b>	ICAP Classification: FCP: FIUO: X PUBL:	
Drawn by: DRAWN_BY	Page Title: <b>Block Diagram</b>	Approved: APPROVER	
Size C	Document Number SCH-28913 PDF: SPF-28913	Date: Friday, October 09, 2015	Rev B Sheet 2 of 14

# i.MX6UL 14x14 EVK PWR TREE

**WALL Adapter:**  
5V/3A



# MCIMX6UL-BB

PFUZE3000	
VSNVS	3V / 1mA
V33	2.85V-3.3V / 350mA
SW1A	0.7V-1.425V/1.8V/3.3V / 1A
SW1B	0.7V-1.475V / 1.75A
SW2	(1.5V-1.85V)/(2.5V-3.3V) / 1.25A
SW3	0.9V-1.65V / 1.5A
VLDO3	1.8V-3.3V / 100mA
VREFDDR	1.8V-3.3V / 350mA
VLDO4	1.8V-3.3V / 350mA
SWBST	5V-5.15V / 600mA
VLDO1	1.8V-3.3V / 100mA
VLDO2	0.8V-1.55V / 250mA
VCC_SD	(1.8V-1.85V)/(2.85V-3.3V) / 100mA












**LDO**  
RICHTEK RT9169  
3.3V/100mA Iq = 4uA

**LDO**  
UNION UM1750S  
2.8V/300mA

**LOAD SW**




# MCIMX6UL-CM-P3







		<b>Microcontroller Solutions Group</b>	
6501 William Cannon Drive West Austin, TX 78735-8598		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer:	Drawing Title:	ICAP Classification:	FCP: FIUO: X PUBI:
DESIGNER	<b>MCIMX6UL-CM-P3</b>		
Drawn by:	Page Title:		
DRAWN_BY	<b>PWR TREE</b>		
Approved:	Size C	Document Number	Rev B
APPROVER		SCH-28913 PDF: SPF-28913	
Date:	Friday, October 09, 2015	Sheet	3 of 14

# i.MX6UL PWR



		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER		Drawing Title: <b>MCIMX6UL-CM-P3</b>	
Drawn by: DRAWN_BY		Page Title: <b>CPU PWR</b>	
Approved: APPROVER		Size C	Document Number SCH-28913 PDF: SPF-28913
Date: Friday, October 09, 2015		Sheet 4 of 14	Rev B


# DDR3/LvDDR3




		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM-P3</b>	ICAP Classification: FCP	FIUO: X PUBI
Drawn by: DRAWN_BY	Page Title: <b>LvDDR3</b>		
Approved: APPROVER	Size C	Document Number SCH-28913 PDF: SPF-28913	Rev B
		Date: Friday, October 09, 2015	Sheet 5 of 14

# eMMC Storage <4.51>


# Option 2




# NAND FLASH # Option 1




# Flash Type: MLC  
 30nm: MT29F32G08CBADWP-12T:D  
 25nm: MT29F32G08BACAWP-Z:C











# Hinge Type MicroSD



# QSPI # Option 2





# MX6UL PERI






		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM-P3</b>	ICAP Classification: FCP:	FIUQ: X PUBI:
Drawn by: DRAWN_BY	Page Title: <b>CPU PERI x1</b>	Size C Document Number SCH-28913 PDF: SPF-28913	Rev B
Approved: APPROVER	Date: Friday, October 09, 2015	Sheet 7 of 14	

### i.MX6UL RESET



### i.MX6UL - CONTROL



		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: DESIGNER	Drawing Title: <b>MCIMX6UL-CM-P3</b>	ICAP Classification: FCP	FIUO: X PUBI
Drawn by: DRAWN_BY	Page Title: <b>CPU PERI x2</b>	Size C	Document Number SCH-28913 PDF: SPF-28913
Approved: APPROVER	Date: Friday, October 09, 2015	Rev B	Sheet 8 of 14



# FUSE MAP

<Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved	Reserved	Reserved	Reserved
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (USDMC2 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 1 - through SD pad 1 - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDMC_RST pad (USDMC2 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 1 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE	Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row address, Bytes: 00 - 5 01 - 2 10 - 4 11 - 5			

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
WEIM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
SD/eSD	SD Calibration Step 00 - 1 TBD	Bus Width: 0 - 1-bit 1 - 4-bit	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	
MMC/eMMC	Bus Width: 000 - 4 bit 001 - 4 bit 010 - 8 bit 011 - 4 bit DDR (MMC 4.4) 100 - 8 bit DDR (MMC 4.4) Etc - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Port Select: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved
NAND	Toggle Mode (EMMC Preamble Delay, Read Latency): 000 - 16 GPMMCLK cycles 001 - 1 GPMMCLK cycles 010 - 2 GPMMCLK cycles 011 - 3 GPMMCLK cycles 100 - 4 GPMMCLK cycles 101 - 5 GPMMCLK cycles 110 - 6 GPMMCLK cycles 111 - 7 GPMMCLK cycles	BOOT_SEARCH_COUNT: 00 - 2 01 - 1 10 - 4 11 - 8	Boot Frequencies (ARM/DDR): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Frequencies (ARM/DDR): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Frequencies (ARM/DDR): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Frequencies (ARM/DDR): 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Boot Time: 0 - 22ms 1 - 22ms (LBA NAND)	Reserved	Reserved


TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - eCS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)	Reserved	Reserved	Reserved	Reserved
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS values)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDMC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMCC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GRP1_16 0 - Set 1 - Don't set	USDMC_IDMUX_SION_BT_ENABLE 0 - Disable 1 - Enable	USDMC_IDMUX_SRE_Enable 0 - Disable 1 - Enable
0x470	USDMC_CMD_DE_PRE_EN (SD/MMC deBug)	LPB_BOOT (Core / DDR - Bus) 100 - LPB Disable 01 - 1 GPO (def Freq) 10 - Div by 2 11 - Div by 4	BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)				
0x470	Override NAND Pad Settings (using PAD_SETTINGS values)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

## # NAND MT29F32G08CACA

1 page = (4K + 224 bytes)  
1 block = (4K + 224) bytes x 256 pages  
= (1024K + 56K) bytes  
1 frame = (1024K + 56K) bytes x 2048 blocks  
= 17.280Mb  
1 LUN = 17.280Mb x 2 planes  
= 34.560Mb

## Boot Configuration

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved



**freescale** Semiconductor  
Microcontroller Solutions Group  
6501 William Cannon Drive West  
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.


ICAP Classification: FCP: FIUC: X PUBI:

Designer: DESIGNER	Drawing Title: MCIMX6UL-CM-P3
Drawn by: DRAWN_BY	Page Title: BOOT CFG
Approved: APPROVER	Size C Document Number SCH-28913 PDF: SPF-28913
Date: Friday, October 09, 2015	Rev B

Date: Friday, October 09, 2015 Sheet 9 of 14

# PFUZE3000 PMIC

i.MX6UL PWR				
Power Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276µA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.8/2.5/3.3	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				



# Additional current may be drawn in the coin cell mode when RESETBMCU is pulled up to VSNVS due an internal path from RESETBMCU to VIN. The additional current is < 30 uA with a pull up resistor of 100 K $\Omega$ . The i.MX 6 processors have an internal pull-up from the POR\_B pin to the VDD\_SNVS\_IN pin. If additional current in the coin cell mode is not desired for i.MX6 applications, use an external switch to disconnect the RESETBMCU path when VIN is removed. Pull-up RESETBMCU to a rail that is off in the coin cell mode, for non-i.MX 6 applications.

PF3000/PF3001 Compatible Design		
PF3000		Populated
PF3001		Populated
R799	DNP	Populated
R800	DNP	Populated
L702	Populated	DNP
R763	Populated	DNP
R802	DNP	Populated
R803	Populated	DNP
R801	DNP	Populated
R804	DNP	Populated
R208	DNP	Populated

# When PMIC\_STBY\_REQ pad is driving high state in SUSPEND mode, the output voltage level is about 2.0V. This voltage is lower than the 3.0V VDD\_SNVS\_IN supply voltage.


**freescale** Microcontroller Solutions Group  
 6501 William Cannon Drive West  
 Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP      FIUQ: X      PUBI:

Designer:	Drawing Title: <b>MCIMX6UL-CM-P3</b>		
Drawn by:	Page Title: <b>PWR MGR</b>		
Approved:	Size C	Document Number	Rev B
APPROVER		SCH-28913 PDF: SPF-28913	
Date:	Saturday, October 10, 2015		Sheet 10 of 14

# TP for SODIMM MFG





# SODIMM 200

DDR\_SODIMM\_EDGE\_FINGERS P801B

199	199	200	198
197	197	198	196
195	195	194	192
193	193	192	190
191	191	190	188
189	189	188	186
187	187	186	184
185	185	184	182
183	183	182	180
181	181	180	178
179	179	178	176
177	177	176	174
175	175	174	172
173	173	172	170
171	171	170	168
169	169	168	166
167	167	166	164
165	165	164	162
163	163	162	160
161	161	160	158
159	159	158	156
157	157	156	154
155	155	154	152
153	153	152	150
151	151	150	148
149	149	148	146
147	147	146	144
145	145	144	142
143	143	142	140
141	141	140	138
139	139	138	136
137	137	136	134
135	135	134	132
133	133	132	130
131	131	130	128
129	129	128	126
127	127	126	124
125	125	124	122
123	123	122	120
121	121	120	118
119	119	118	116
117	117	116	114
115	115	114	112
113	113	112	110
111	111	110	108
109	109	108	106
107	107	106	104
105	105	104	102
103	103	102	100
101	101	100	98
99	99	98	96
97	97	96	94
95	95	94	92
93	93	92	90
91	91	90	88
89	89	88	86
87	87	86	84
85	85	84	82
83	83	82	80
81	81	80	78
79	79	78	76
77	77	76	74
75	75	74	72
73	73	72	70
71	71	70	68
69	69	68	66
67	67	66	64
65	65	64	62
63	63	62	60
61	61	60	58
59	59	58	56
57	57	56	54
55	55	54	52
53	53	52	50
51	51	50	48
49	49	48	46
47	47	46	44
45	45	44	42
43	43	42	40
41	41	40	38
39	39	38	36
37	37	36	34
35	35	34	32
33	33	32	30
31	31	30	28
29	29	28	26
27	27	26	24
25	25	24	22
23	23	22	20
21	21	20	18
19	19	18	16
17	17	16	14
15	15	14	12
13	13	12	10
11	11	10	8
9	9	8	6
7	7	6	4
5	5	4	2
3	3	2	0
1	1	0	0

# LCD\_RST has been used as WDOG on CPU BOARD

# Maxim DCDC\_3V3 supply current for Base Board: 1.2A



**freescale** SEMICONDUCTOR


**Microcontroller Solutions Group**  
6501 William Cannon Drive West  
Austin, TX 78735-8598

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP    FIUQ: X    PUBI:

Designer:	Drawing Title:	MCIMX6UL-CM-P3	
Drawn by:	Page Title:	CPU-SODIMM200	
Approved:	Size C	Document Number	Rev B
APPROVER		SCH-28913 PDF: SPF-28913	
Date:	Friday, October 09, 2015	Sheet	11 of 14

# Lithium Charger




CHG\_INT R805 0 DNP >> UART2\_RXD  
 CHG\_EN R806 0 DNP >> UART2\_TXD  
 CHG\_SHDN R807 0 DNP >> UART2\_CTS\_BB

If the external battery does not provide an internal detection resistor, connected NOBAT pin to ground.

Connect BATREG to positive terminal of battery cell as close as possible.  
 BATREG should never be left floating, so put a 0ohm between BATREG and CHGOUT in case BATREG isn't connected to battery external.

**Note:**  
 For non-battery operated applications, when the input supply voltage exceeds 4.5 V, the front-end LDO can be activated by populating the external PMOS pass FET Q701 and connecting the VPWR pin to the main supply.  
 In a battery operated application, BC3770 input is connected directly to the adapter. In this case, the PMOS pass FET Q701 should not be populated and VPWR pin should be grounded externally.



# NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7


All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )

		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: DESIGNER		Drawing Title: <b>MCIMX6UL-CM-P3</b>	
Drawn by: DRAWN_BY		Page Title: <b>NOTE</b>	
Approved: APPROVER	Size C	Document Number SCH-28913 PDF: SPF-28913	Rev B
Date: Friday, October 09, 2015		Sheet 13 of 14	

