


| Table of Contents |                                |
|-------------------|--------------------------------|
| 2                 | Block Diagram                  |
| 3                 | Notes - I2C                    |
| 4                 | Notes - Boot Config & PCB ID   |
| 5                 | Main PWR                       |
| 6                 | PMIC                           |
| 7                 | iMX6 Power                     |
| 8                 | iMX6 Control, Pwr-On Rst, JTAG |
| 9                 | DDR3                           |
| 10                | NOR Flash, Boot Select         |
| 11                | NAND Flash, SD-MMC, MLB, CAN   |
| 12                | USB                            |
| 13                | HDMI, SATA                     |
| 14                | Mini PCIE                      |
| 15                | Ethernet                       |
| 16                | LVDS Displays                  |
| 17                | Parallel Display, MIPI         |
| 18                | I2C I/O Expanders              |
| 19                | Steering logic                 |
| 20                | Debug UART, LED, Test Points   |
| 21                | AVB                            |
| 22                | Card Edge Fingers              |
| 23                | AVB Clock Distribution BD      |
| 24                | Notes and Rev History          |

# MX6 Quad SABRE AI CPU2 Card with AVB

Revision F2




This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design. For an added resource, refer to Hardware Development Guide document number IMX6DQ6SDLHDG.

Consumer devices were utilized in this design when lead time for equivalent automotive-grade devices conflicted with production schedules. Freescale suggests consulting component suppliers for equivalent automotive-grade device information.

|   |  |   |           |
|---|--|---|-----------|
|   |  | <b>Microcontroller Product Group</b><br>6501 William Cannon Drive West<br>Austin, TX 78735-5098 |           |
| This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale. |  |   |           |
| ICAP Classification: FCP:   |  | FIUC: PUBI: X   |           |
| Designer:<br>David B  | Drawing Title:<br><b>MCIMX6QAICPU2</b> |   |           |
| Drawn by:<br>David B / Eric P   | Page Title:<br><b>Cover</b>            |   |           |
| Approved:<br>HW Apps Team   | Size<br>C                              | Document Number<br>SCH-27925 PDF: SPF-27925   | Rev<br>F2 |
| Date:<br>Monday, March 30, 2015   | Sheet<br>1                             | of<br>24  |           |

# Block Diagram



I2C2 - 50 kbps Max Bus Speed  
 I2C2\_SDA = KEY\_ROW3  
 I2C2\_SCL = EIM\_EB2


I2C3 - 400 kbps Max Bus Speed  
 I2C3\_SDA = EIM\_D18  
 I2C3\_SCL = GPIO\_3

| Peripheral               | Location        | Speed (kbps) | 8-Bit Write Addresses  | Default Write Address |
|--------------------------|-----------------|--------------|------------------------|-----------------------|
| PMIC                     | CPU Card        | 400          | 0x10 to 0x1E           | 0x10                  |
| I2C Module               | Base Board      | 50           | 0x20                   | 0x20                  |
| Terrestrial Radio AM-FM  | Base Board      | 400          | 0xC0, 0xC2, 0xC4, 0xC6 | 0xC6                  |
| ESAI Audio CODEC         | Base Board      | 100          | 0x90, 0x92, 0x94, 0x96 | 0x90                  |
| LVDS0 Capacitive Touch   | CPU Card        | 100          | 0x82                   | 0x82                  |
| HDMI EDID                | CPU Card option | 100          | 0xA0                   | Option not installed  |
| MIP1 ADI Video Card      | CPU Card        | 400          | 0x40, 0x42             | 0x42                  |
| Ethernet Card ID "ROM" * | Daughter Card   | 400          | 16 combinations        | 0xD0                  |
| CS2000 (Cirrus Device)   | CPU Card        | 100          | 0x9C, 0x9E             | 0x9C                  |

| Peripheral              | Location        | Speed (kbps) | 8-Bit Write Addresses | Default Write Address |
|-------------------------|-----------------|--------------|-----------------------|-----------------------|
| MOST (MLB)              | Base Board      | 400          | 0x40                  | 0x40                  |
| Port Expander A         | CPU Card        | 400          | 56 combinations       | 0x60                  |
| Port Expander B         | CPU Card        | 400          | 56 combinations       | 0x64                  |
| Port Expander C         | CPU Card        | 400          | 56 combinations       | 0x68                  |
| Analog In via Video ADC | Base Board      | 400          | 0x40, 0x42            | 0x42                  |
| Ambient Light Sensor    | Base Board      | 400          | 0x88                  | 0x88                  |
| Compass                 | Base Board      | 400          | 0x1C                  | 0x1C                  |
| Accelerometer           | Base Board      | 400          | 0x3A, 0x38            | 0x38                  |
| RGB LCD Resistive Touch | CPU Card option | 3400         | 0x90                  | Option not installed  |

\* Ethernet Daughter Card Identification

- 0000 = Atheros PHY - RGMII
- 0001 = Broadcom PHY - RGMII
- 0010 = Broadcom PHY - MII (not compatible with MX6 CPU2)
- 0011 = Broadcom Switch - RGMII
- 0100 = SMSC PHY - RMII (not compatible with MX6 CPU2)



ICAP Classification: FCP: \_\_\_\_\_ FIUC: \_\_\_\_\_ PUBI: X  
 Drawing Title: **MCIMX6QAICPU2**  
 Page Title: **Notes - I2C**

|                                 |  |        |
|---------------------------------|--|--------|
| Size C                          | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015 | Sheet 3 of 24                            |        |

| Boot Config | NAND Flash 64Gb | NAND Flash 16Gb | Parallel NOR Flash | SD on CPU Card | MMC on CPU Card | SATA HDD | Serial NOR Flash |
|-------------|-----------------|-----------------|--------------------|----------------|-----------------|----------|------------------|
| S2-1        | *               | *               | 0                  | *              | *               | 0        | 1                |
| S2-2        | 0               | 0               | 0                  | 0              | 1               | 1        | 1                |
| S2-3        | X               | X               | 0                  | 1              | 1               | 0        | 0                |
| S2-4        | 1               | 1               | 0                  | 0              | 0               | 0        | 0                |
| S1-1        | 0               | 0               | X                  | *              | *               | *        | X                |
| S1-2        | 0               | 0               | X                  | 1              | *               | *        | X                |
| S1-3        | 0               | 0               | X                  | X              | *               | *        | X                |
| S1-4        | 1               | 1               | X                  | 0              | 0               | *        | X                |
| S1-5        | 0               | 0               | X                  | 1              | 1               | *        | X                |
| S1-6        | X               | X               | 1                  | *              | *               | X        | X                |
| S1-7        | X               | X               | 0                  | *              | *               | X        | X                |
| S1-8        | 0               | 0               | X                  | *              | X               | X        | X                |
| S1-9        | 0               | 0               | X                  | *              | X               | X        | X                |
| S1-10       | 0               | 0               | 0                  | *              | *               | X        | X                |

**Notes:**


1 = High Level.

0 = Low Level.

X = Don't Care.

\* = Switch needs to be configured for high or low depending on the application needs. Please check reference manual for boot configuration options.

Default boot configuration = SD on CPU Card



See switch interconnection on sheet 10.  
See the two Boot Mode switches on sheet 8.

**CPU Card Identification for Software**

MX6 fuses OCOTP\_GP1[15:8] = 0x77  
for SABRE-AI CPU2 rev F

Controlling document = Agile DOC-01878

**SD Speed Selection**

| S1-10 | S1-9 | Data Rate |
|-------|------|-----------|
| 0     | 0    | SDR25     |
| 0     | 1    | SDR12     |
| 1     | 0    | SDR50     |
| 1     | 1    | SDR104    |


When CPU Card is run standalone, all power is sourced from P5V0 (Q505 pad 5).

# Main Power



**Symbol Q502 & Q505:**  
 Base on the datasheet, FDMS6681Z is a 8-pin package with an extra thermal pad on the bottom. Pin 5 in the symbol represents all the Drain pins including the thermal pad because they are connected together.

**5 Vdc +/-5%  
 1 to 4 A typical  
 4.6 A estimated maximum**


**IMPORTANT!**  
 No fuse protection. Use current-limited supply.




When CPU Card is plugged into Main Board 26662, then part of the power is sourced from P5V0 (2.3 A max) and part is supplied by VBAT (approx 1 A max) to avoid overloading the 5-V regulator on 26662.




## PMIC Power Feed 3.5 A max



## Peripheral Power Supply 3.5 A max




## 5 V delay FET



P3V3 and P3V3\_DELAYED voltage is actually 3.35 V nominal for compatibility with Main Board 26662. For customer production product, Freescale recommends R1 = 317k 1% for 3.3 V nominal.

## Backup Power Supply for Real-Time Clock



**3.15V @ 250mA max**

For mass production, adopters should increase the backup voltage from 3.15 V to 3.20 V. This provides margin when considering both U500 tolerance and the PMIC's latest data sheet VSNVS tolerance and drop out.

ICAP Classification: FCP: FILU: PUBI: \_X  
 Drawing Title: **MCIMX6QAICPU2**  
 Page Title: **Main PWR**  
 Size C Document Number SCH-27925 PDF: SPF-27925 Rev F1  
 Date: Wednesday, February 25, 2015 Sheet 5 of 24



# PMIC

## Peripheral Power Rails

| Voltage (V)   | Rail Name     | Block      | Power Source  | Generated By | Current Capability (A) |
|---------------|---------------|------------|---------------|--------------|------------------------|
| 12            | VBAT          | MLB        | Wall Supply   | MB           | 5.5                    |
| 5             | P5V0_DELAYED  | Para LCD   | Main Power    | MB or Jack   | 0.5                    |
|               |               | LVDS LCD   |               |              |                        |
|               |               | HDMI       |               |              |                        |
|               | MIPI          |            |               |              |                        |
| P5V0_OTG_VBUS | USB           | switcher   | CPU           | 0.8          |                        |
| 3.3           | P3V3_DELAYED  | NAND Flash | switcher      | LT3680       | 3.5                    |
|               |               | SD Card    |               |              |                        |
|               |               | NOR Flash  |               |              |                        |
|               |               | HDMI       |               |              |                        |
|               |               | LVDS LCD   |               |              |                        |
|               |               | Ethernet   |               |              |                        |
|               |               | UART       |               |              |                        |
|               |               | MIPI       |               |              |                        |
|               |               | Mini PCIE  |               |              |                        |
|               |               | MLB (MOST) |               |              |                        |
| 3.0           | P3V0_VDD_USB  | USB        | VDDUSB_CAP    | iMX          | -                      |
| 2.8           | P2V8_VGEN6    | MIPI       | VGEN6         | PMIC         | 0.2                    |
| 1.8           | P1V8_SW4      | MIPI       | SW4           | PMIC         | 1.0                    |
| 1.8           | P1V8_VGEN4    | SD Card    | VGEN4         | PMIC         | 0.35                   |
| 1.5           | P1V5_DDR_SW3  | DDR        | SW3A/B        | PMIC         | 2.5                    |
| 1.5           | P1V5_VGEN2    | Mini PCIE  | VGEN2         | PMIC         | 0.25                   |
| 1.5           | ETH_VDDIO_REG | Ethernet   | PHY - on-chip | AR8031       | -                      |
| 0.75          | POV75_REFDDR  | DDR        | VREFDDR       | PMIC         | 0.01                   |

MB = Main board 26662

## PMIC Output Rails

| Regulator | Voltage (V) | Power-Up Sequence | Load                           |
|-----------|-------------|-------------------|--------------------------------|
| VSNVS     | 3           | 0                 | VDD_SNVS_IN                    |
| SW1A/B    | 1.375       | 1                 | VDDARM_IN                      |
| SW1C      | 1.375       | 1                 | VDDSOC_IN                      |
| SW2       | 3           | 2                 | VDDHIGH_IN                     |
| VGEN2     | 1.5         | 2                 | mini PCIE connector            |
| SW3A/B    | 1.5         | 3                 | NVCC_DRAM, NVCC_RGMII (option) |
| SW4       | 1.8         | 3                 | MIPI connector                 |
| VGEN4     | 1.8         | 3                 | NVCC_SD3                       |
| VGEN6     | 2.8         | 3                 | 3V3_DELAYED enable, MIPI conn  |
| VREFDDR   | 0.75        | 3                 | DRAM_VREF                      |
| VGEN5     | 2.5         | 3                 | Pwr LED & 5V0_DELAYED enable   |
| SWBST     | 0           | N/A               | Not used                       |
| VGEN1     | 0           | N/A               | Not used                       |
| VGEN3     | 0           | N/A               | Not used                       |

SW1A/B = 1.375 V for boot-up at ~800 MHz. Recommend that software increase SW1A/B to 1.425 V for 1 GHz operation.



|   |                              |                          |        |
|---|------------------------------|--------------------------|--------|
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |                              |                          |        |
| Drawing Title: <b>MCIMX6QAICPU2</b>                 |                              |                          |        |
| Page Title: <b>PMIC</b>                             |                              |                          |        |
| Size C  | Document Number              | SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date:   | Wednesday, February 25, 2015 | Sheet 6 of 24            |        |


With low-inductive paths between VIN and associated voltage sources, either 0.22 uF or 0.47 uF may be used for VIN decoupling.

LDO decouples are 4.7 uF for BOM consolidation.

1.375 V Hardware Default for Boot

PMIC Power-ON LED indicator

VDDOTP Programming Mode External Power - Remove pull-up resistor, install series resistor, and connect test point to 8 volts to program PMIC fuses.



RUN/SS from CAN goes high after 12 Vdc (VBAT) is applied to the system. The processor acknowledge must meet a CAN time constraint, otherwise RUN/SS goes low. Also, consult NXP application note AN00094 for information on the voltage-hold capacitor C760 (approximate value 2.2 to 4.7 uF).

Schottky diode clipping for RUN/SS 12 V signal from CAN on Main Board.

Over-voltage tolerant Schottky

Automatic Power On = 2-3 (default) CAN Power Control = 1-2 plus Remove R502 and install R795

Processor power-on reset event forces PMIC\_STBY\_REQ low (negated).


Freescale suggests adding a 0.1 uF or 0.22 uF decoupling capacitor to GND for more robust operation.




# MX6 Control

## JTAG Adapter Board Connector

Adapter with cable supplied with kit



## Platform Clocks




**HEAT SINK**  
 Freescale P/N: 901-76751  
 Manufacturer: CTS  
 CTS P/N: APF19-19-13CB/A01  
 Description: HW ACCESSORY, HEAT SINK FORGED W/ADHESIVE TAPE, 0.748"L X 0.748"W X 0.5"H

1. Designers should calculate the maximum current drawn from the P3V0\_STBY rail for their application at hot temperature. For applications exceeding 400 uA, MX6 VDD\_SNV5\_IN can be directly powered by P3V0\_VDDHIGH\_SW2 or other 3 V source. The PF100 PMIC is limited to 400 uA. See the data sheets.

## CPU Cold Reset

Three sources (wired-OR): Pushbutton SW1, JTAG, and PMIC




## Forces Reboot



When Tamper is used in an end product, instead of a connection to the standby voltage sourced from the vehicle battery, a dedicated coin cell could be employed for security.


## Boot Mode Tamper SPI NOR Write Protect



**BOOT\_MODE[1:0] SETTINGS**  
 00 = Fuses  
 01 = Serial downloader  
 10 = Internal (development)  
 11 = Reserved

## Peripheral Reset




For peripherals on CPU Card only  
 Two sources: Pushbutton SW2 or I/O port expander A.



|   |  |                                     |  |
|---|--|-------------------------------------|--|
|   |  |                                     |  |
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |  | Drawing Title: <b>MCIMX6QAICPU2</b> |  |
| Page Title: <b>MX6 Control, POR-RST, JTAG</b>       |  |                                     |  |
| Size C  | Document Number SCH-27925 PDF: SPF-27925 | Rev F1                              |  |
| Date: Monday, February 23, 2015                     | Sheet 8                                  | of 24                               |  |



Clock terminators: Place at end of route at each DDR pair




T-point routing  
Components allow pin to pin  
route length matching

NOTE 1:  
Using bit swapping for DATA bus to allow easy pcb routing.  
When using data bit swapping the low order bit of each byte must reside at bit 0 of the byte. The remaining 7 data bits can be swapped freely. This restriction is for write leveling calibration.  
Example D0 to D0 or D0 to D8, and D1-7 can be swapped.  
When swapping byte lanes on 16-bit memories, remember to move the DQMx, DQSx, and DQSx\_B signals for that byte lane.

This design utilizes a consumer device. Freescale suggests consulting the supplier for the equivalent automotive-grade device information.


freescale logo  
ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X  
Drawing Title: **MCIMX6QAICPU2**  
Page Title: **DDR3 2 GByte Total (256M x 16-bit each)**  
Size C Document Number SCH-27925 PDF: SPF-27925 Rev F1  
Date: Monday, February 23, 2015 Sheet 9 of 24

# Parallel & Serial NOR FLASH, BOOT Select




## Boot Configuration Select

Switch mapping with the configuration options is described on the Notes page of the schematics.




To avoid resistor divider with R53 I2C pull-up, R666 is DNP.



## 32 MB Parallel NOR Flash

NOR Flash is bottom boot-block uniform (32Kword). NOR Flash is sized for bootloaders, kernel images, and/or nonvolatile configuration/data storage.

Adopters should consider that U16 M25P32 may be EOL (end of life) in 2016.



## 4 MB SPI NOR Flash

Port = eCSPI1  
Kernel and/or Boot Loader Storage

See Control sheet for write protect switch info

Jumper Boot Selection  
1 - 2 Do not boot from SPI NOR (default)  
2 - 3 Boot from SPI NOR

If SPI NOR is not utilized, BOOT\_COMPLETE can be used as a GPIO on either the CPU Card or Main board by installing the jumper 1 - 2 and wiring to jumper pin 3. The signal is also routed to a card edge finger.


To allow SPI NOR boot when plugged into Base Board 26662:  
Base Board rev B (green): Remove R193 on Base Board  
Base Board rev E (orange): No changes

**freescale**


ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X  
Drawing Title: **MCIMX6QAICPU2**  
Page Title: **NOR FLASH, BOOT\_SEL**

|                                  |  |        |
|----------------------------------|--|--------|
| Size C                           | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Tuesday, February 24, 2015 | Sheet 10 of 24                           |        |

# NAND FLASH, MLB, SD-MMC, CAN




## NAND Flash Socket (TSOP48)




Compatible 64 Gb NAND Flash: MT29F64G08AFAAWP. Freescale suggests consulting supplier for automotive grade device information and/or lower density memory.

NAND FLASH is not included with shipped boards.



Freescale recommends utilizing a fixed-supply for CD and WP pull-up voltage. Pull-ups should be on the same supply rail as the associated i.MX inputs, in this case NVCC\_NANDF and NVCC\_SD2.

## SD USH-1 & MMC



Socket handles 500 mA  
SDXC = 800 mA max

Note 1 -- Freescale strongly suggests that users validate their designs over temperature while running their system software. Noisy system conditions may dictate use of an external reference oscillator.

**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X

Drawing Title: **MCIMX6QAICPU2**


Page Title: **NAND FLASH, SD-MMC, MLB**

|        |  |        |
|--------|--|--------|
| Size C | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
|--------|--|--------|



Date: Monday, February 23, 2015 | Sheet 11 of 24



# USB OTG/ HOST




## USB OTG



(0.09 ohms DC resistance. 45mV drop at 500mA)

1588 Event 2 Out probe point on sheet 21

## ESD Protection




USB\_OTG\_ID could cause backfeed through U507 when P3V3\_DELAYED is not powered up. Therefore, pin 5 is not connected to a positive supply.

Micro connector fits inside the footprint of the A connector. Route Dm & Dp signals from A connector to micro\_AB. No branches. The AB connector is bottom mount connector on the top side to aid differential routing between AB and Standard A connectors.


|   |  |        |  |
|---|--|--------|--|
|   |  |        |  |
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |  |        |  |
| Drawing Title: <b>MCIMX6QAICPU2</b>                 |  |        |  |
| Page Title: <b>USB</b>                              |  |        |  |
| Size C  | Document Number SCH-27925 PDF: SPF-27925 | Rev F2 |  |
| Date: Monday, March 30, 2015                        | Sheet 12 of 24                           |        |  |

# HDMI

HDMI for demonstration and prototyping; not used in vehicle.  
Connecting I2C to DDC conflicts with audio.



# SATA



**freescale**

ICAP Classification: FCP: FILU: PUBI: X  
Drawing Title: **MCIMX6QAICPU2**  
Page Title: **HDMI, SATA**


|                                 |  |        |
|---------------------------------|--|--------|
| Size C                          | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015 | Sheet 13 of 24                           |        |



# PCIe Connector

Facilitates both Mini and Half-Mini Form Factor

PCIe provided to support USB3.0.  
Circuit board Tx and Rx passed PCIe 2.5G compliance test.  
Reference Clock as sourced by i.MX is non-compliant.



The allowed P3V3\_DELAYED max current for PCIe is determined by the current drain of other 3.3 V peripherals. The following shows a max current scenario:  
742 mA = Ethernet with Broadcom switch  
800 mA = SDXC  
1000 mA = PCIe  
750 mA = Other peripherals  
3292 mA = Total  
  
208 mA = Margin to maximum current rating of regulator  
  
NOTE: To increase allowed PCIe max current, use a standard SD card or use ethernet with a PHY rather than a switch.

### Layout considerations

- TX pairs are usually routed on top layer
- Length/askew compensation (trace serpentine) are not required for this Bus
- Please remove ref plane under edgelfinger pads
- Use wide pair-to-pair spacing (At least 5H TX vs TX and RX vs RX use at least 7H for RX vs RX)


If a mini PCIe extender is needed, adopters might consider M-Factors Storage JB-E0F0-8KNH or equivalent.

# Ethernet

U1K

| i.MX6Q - RGMII |                  |
|----------------|------------------|
| RGMII_TXC      | D21 RGMII_TXC    |
| RGMII_TD0      | C22 RGMII_TXD0   |
| RGMII_TD1      | F20 RGMII_TXD1   |
| RGMII_TD2      | E21 RGMII_TXD2   |
| RGMII_TD3      | A24 RGMII_TXD3   |
| RGMII_TX_CTL   | C23 RGMII_TX_CTL |
| RGMII_RXC      | B25 RGMII_RXC    |
| RGMII_RD0      | C24 RGMII_RXD0   |
| RGMII_RD1      | B23 RGMII_RXD1   |
| RGMII_RD2      | B24 RGMII_RXD2   |
| RGMII_RD3      | D23 RGMII_RXD3   |
| RGMII_RX_CTL   | D22 RGMII_RX_CTL |



MCIMX6Q6AVT10AC



### SPI for Switch Card Only

Resistor termination on switch card.  
SS0-B also has clipping diode on switch card.

Avoid MLB\_INT\_B(KEY\_ROW1) contention: do not plug card into Base Board MLB connector during ENET Switch use.



Ethernet daughter card identification

0000 = Atheros PHY - RGMII  
0001 = Broadcom PHY - RGMII  
0010 = Broadcom PHY - MII (Not used with MX6 CPU2)  
0011 = Broadcom Switch - RGMII

Connector pin assignment per Agile DOC-01898.

Mating conn = Samtec QTH series

Compatible Ethernet Daughter Cards

27953 = Atheros PHY - RGMII  
27954 = Broadcom PHY - RGMII  
27955 = Broadcom Switch - RGMII


ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X

Drawing Title: **MCIMX6QAICPU2**

Page Title: **Ethernet**

|                                 |  |        |
|---------------------------------|--|--------|
| Size C                          | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015 | Sheet 15 of 24                           |        |

# LVDS Displays




NVCC\_LVDS2P5 also powers on-chip DDR I/O predrivers, and must be powered whether LVDS is used or not.


Depending on the cable and display, the touch interrupt may be noisy. Designers should check their preferred display's interrupt with an oscilloscope.

The MCIMX-LVDS1 display with touch can be placed in Sleep through the I2C port. However, INT\_B must be driven with a falling edge to wake up the display, which is not allowed due to U1514.


The MCIMX-LVDS1 is not an automotive-grade display. For an automotive system, most likely the display with be placed in sleep and awakened through the I2C port. Adopters should consider their preferred display's requirements.




# Display Connectors




## Parallel Display Connector



## MIPI Connector



Compatible SAMTEC cable HQCD-030-01.72-TTR-TTR-1-N



Compatible 7" 800 x 480 LCD and software driver available from Boundary Devices. If touch is desired, order the LCD with I2C pull-ups removed.  
Email: [info@boundarydevices.com](mailto:info@boundarydevices.com)

**freescale**


ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X  
Drawing Title: **MCIMX6QAICPU2**  
Page Title: **Parallel Display, MIPI port**

|                                  |  |        |
|----------------------------------|--|--------|
| Size C                           | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Tuesday, February 24, 2015 | Sheet 17 of 24                           |        |

# I2C I/O Expanders


## Port Expander A

7-bit Slave Addr(6:0): "0110000"




## Port Expander B

7-bit Slave Addr(6:0): "0110010"



## Port Expander C

7-bit Slave Addr(6:0): "0110100"



**freescale**

ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X

Drawing Title: **MCIMX6QAICPU2**


Page Title: **I2C - I/O Expanders**

|                                 |  |        |
|---------------------------------|--|--------|
| Size C                          | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015 | Sheet 18 of 24                           |        |




# Steering Logic

## SATELLITE AND TERRESTRIAL TUNER AUDIO DATA STEERING




Steering logic required due to accommodating a superset of peripherals. For a more robust implementation, Freescale recommends adopters eliminate steering logic especially on the fast signals, since a subset of peripherals will be used in an actual application.


## UART2 SHARED BETWEEN GPS AND SATELLITE




## EIM, UART3, and I2C STEERING



## NAND FLASH AND BT\_WIFI DATA STEERING



## ETHERNET AND CAN DATA STEERING SDa SLOT POWER DISCHARGE FOR RESET



ICAP Classification: FCP: FILU: PUBI: X


Drawing Title: **MCIMX6QAICPU2**

Page Title: **Steering logic**


|        |  |        |
|--------|--|--------|
| Size C | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
|--------|--|--------|

Date: Monday, February 23, 2015 Sheet 19 of 24


# Debug




## Debug LED and SDXC Power Control Inverter



## GND Loops as Mechanical Spacers



## Ground Test Points



|   |                           |                |        |
|---|---------------------------|----------------|--------|
|   |                           |                |        |
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |                           |                |        |
| Drawing Title: <b>MCIMX6QAICPU2</b>                 |                           |                |        |
| Page Title: <b>Debug UART, LED, Test Points</b>     |                           |                |        |
| Size C  | Document Number SCH-27925 | PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015                     | Sheet 20                  | of 24          |        |

# AVB


## Block diagram on sheet 23

SPDT switches accommodate AVB or legacy (MLB) mode for development purposes. Freescale recommends adopters eliminate these switches and unused signals, since use of both AVB and legacy modes is unlikely in an actual application.


### Software Notes

1. Config GPIO\_19 with 100k pull-up to avoid floating.
2. Hi drive needed on SPI due to 4.7k pull-downs.

A = Pos edge trigger (default)  
B = Neg edge trigger




## Local Oscillator, CS2000 Clock Synthesizer, & MLE145170 Configured as Programmable Divider




|   |                           |                |        |
|---|---------------------------|----------------|--------|
|   |                           |                |        |
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |                           | Drawing Title: |        |
| <b>MCIMX6QAICPU2</b>                                |                           |                |        |
| Page Title:   |                           |                |        |
| <b>AVB</b>  |                           |                |        |
| Size C  | Document Number SCH-27925 | PDF: SPF-27925 | Rev F1 |
| Date: Wednesday, February 25, 2015   Sheet 21 of 24 |                           |                |        |

# CARD EDGE FINGERS BOARD-TO-BOARD CONNECTION

Mating connector on Base Board



Plated and Grounded Mounting Holes (130mil hole - 256mil pad)  
Label = GND



- NOTES:**
- 1 If not Android, can be used as GPIO on Main Board. Main Board schematic cross-reference table does not apply to MX6.
  - 2 Could be used as spare GPIO if SPI NOR is not needed.
  - 3 Could be used as spare open-drain GPIO if not needed for local CAN PHY wake up.

**freescale**


ICAP Classification: FCP: \_\_\_\_\_ FIUO: \_\_\_\_\_ PUBI: X

Drawing Title: **MCIMX6QAICPU2**

Page Title: **Card Edge Fingers**

|                                 |  |        |
|---------------------------------|--|--------|
| Size C                          | Document Number SCH-27925 PDF: SPF-27925 | Rev F1 |
| Date: Monday, February 23, 2015 | Sheet 22 of 24                           |        |

# AVB Clock Distribution Block Diagram



AVB/Legacy selector switches not shown for simplicity.



|   |                                    |         |
|---|------------------------------------|---------|
| A | Initial release. Not manufactured. | 6/11/13 |
|---|------------------------------------|---------|

|   |  |         |
|---|--|---------|
| B | Sheet 11 - Added zero ohm R201. [ENGR00270289]<br>Sheet 19 - Added 49.9 ohm R200 series resistor to U17.4. [ENGR00270289]<br>Throughout doc - Updated notes. | 7/17/13 |
|---|--|---------|

From Professional Services

|     |   |         |
|-----|---|---------|
| BX1 | Sheet 11 - Removed MLB connector; MLB provided on Base Board.<br>Sheet 21 - Added CS2000 (Cirrus Clock Synthesizer) and ML145170 (Phase Frequency Detector) to support AVB feature.<br>Sheet 8 - 24MHz Audio Clock Oscillator move to Sheet 21.<br>Sheet 11 - Changed ENETref clk to IMX6 source: R108 = DNP, R109 = install.<br>Sheet 22 - PU removed on MLB_INT_B(KEY_ROW1(GPIO4_9)); PU on Base Board. | 1/22/14 |
|-----|---|---------|

David's edits

|     |                                    |         |
|-----|------------------------------------|---------|
| BX2 | Fixed BOM Assy Opt column entries. | 1/22/14 |
|-----|------------------------------------|---------|

|     |   |         |
|-----|---|---------|
| BX3 | Updated notes.<br>Sheet 21 - Fixed power line filter to CS2000. | 1/23/14 |
|-----|---|---------|

|     |   |         |
|-----|---|---------|
| BX4 | Ran DRC and fixed minor errors. No net changes. | 1/24/14 |
|-----|---|---------|

|      |  |         |
|------|--|---------|
| BX4a | Sheet 21 - Added notes and dashed boxes around circuits. | 1/24/14 |
|------|--|---------|

|     |  |         |
|-----|--|---------|
| BX5 | Sheet 14 - Deleted back-up oscillator intersheet reference.<br>Sheet 21 - Deleted backup PCIe oscillator; was DNP on rev B.<br>Added PD to MLBDAT(GPIO_2). Moved PD to DISPO_D16.<br>Changed TP from TH to SM. | 1/27/14 |
|-----|--|---------|

|     |   |         |
|-----|---|---------|
| BX6 | Sheet 6 - Changed R553 to 0402 to consolidate BOM.<br>Sheet 8 - Reduced values for clock Differential Bypass to 820 ohm and 2.7k to sharpen rise/fall times.<br>Sheet 15 - Added SPI signals on J21. Added buffer chip.<br>Sheet 22 - Changed R637, R643, R645 to installed to use MLB on Base Board. | 1/28/14 |
|-----|---|---------|

|     |   |        |
|-----|---|--------|
| BX7 | Sheet 5 - LED too bright; changed R793 to 1.6k.<br>Sheet 12 - Added VDDUSB_CAP note per IC designer.<br>Sheet 14 - Added note to subheading and current limitation note. Changed connector footprint from Mini PCIe to Half Mini PCIe to match previous rev.<br>Sheet 15 - Added AND gate to SS path to prevent backfeed. | 2/5/14 |
|-----|---|--------|

|     |  |         |
|-----|--|---------|
| BX8 | Sheet 15 - Removed AND gate added in rev BX7. Backfeed solution is clipping diode on daughter card. Added bulk capacitor to NVCC_RGMII with a note.<br>Sheet 20 - Change R651 power from P3V3_DELAYED to NVCC_SD3 to avoid backfeed with 1.8 V SDXC.<br>Sheet 21 - Added lock detect LED for CS2000. Changed test points from SM pads to SM loops to accommodate scope probes.<br>Sheet 23 - Added AVB signal table. | 2/17/14 |
|-----|--|---------|

|     |   |         |
|-----|---|---------|
| BX9 | Sheet 21 - Footprints too big on SM loops. Changed to TH loops. | 2/17/14 |
|-----|---|---------|

|      |  |         |
|------|--|---------|
| BX10 | Sheet 21 - Footprints too big on TH loops selected. Changed to smaller footprint per Layout Designer suggestion; accommodates 26-gauge wire. | 2/18/14 |
|------|--|---------|

|      |  |         |
|------|--|---------|
| BX11 | Added series R (820-Ohm) to MLB_INT signal to prevent potential drivers at both end of the trace driving hard into each other. | 2/20/14 |
|------|--|---------|

|      |  |         |
|------|--|---------|
| BX12 | Added BUF to SYNTH clk output to drive more than 20pF load.<br>Added series R (0-Ohm) to SYNCED_AUDIO_24MHZ output signal for potential series termination tuning.<br>Added AVB CLK distribution tree block diagram on pg. 23 .<br>Added more design notes for better explanation. | 2/27/14 |
|------|--|---------|

|      |                                      |          |
|------|--------------------------------------|----------|
| BX13 | Changed C766 to 0.22uF 0201 package. | 02/28/14 |
|------|--------------------------------------|----------|

|      |   |           |
|------|---|-----------|
| BX14 | Added R827 (87kOhm) Pull-up to SW_CS_B net to disable the Tri-state Buffer on the SPI bus in scenario when BRCM ENET Switch board is not connected.<br>Added testpoints to some unused pins of J21. | 03//17/14 |
|------|---|-----------|

|     |   |          |
|-----|---|----------|
| BY1 | Changed bottom 5 mounting holes to plated and grounded to enhance EMC for working with ENET daughterboards. | 04/04/14 |
|-----|---|----------|

|   |   |          |
|---|---|----------|
| C | Released to revision C. Not manufactured. | 04/08/14 |
|---|---|----------|

|   |   |          |
|---|---|----------|
| D | Component FDMS6681Z schematic symbol was updated to correct off-grid pin 5, which consequently caused pin 5 to disconnect from the associated nets, and unintentionally affected layout.<br>Fixed Q502.5 and Q505.5 schematic and layout problem and release rev. D | 04/25/14 |
|---|---|----------|

|   |   |          |
|---|---|----------|
| E | This rev letter skipped to sync schem with layout. PCB layout was rev E and associated with schem rev D. Rev E schem not in Agile and not manufactured. | 09/30/14 |
|---|---|----------|

|     |  |         |
|-----|--|---------|
| EX1 | Sheet 3 - Renamed addr 0x20; now I2C Module.<br>Sheet 4 - Updated card identification fuse setting at bottom of sheet.<br>Sheet 5 - Updated C1 part number due to EOL.<br>Sheet 6 - Added note on decouple cap at bottom of sheet.<br>Sheet 8 - Changed JTAG connector to slotted. Updated JTAG note - added "cable".<br>Sheet 11 - Updated WDOG, SD Slot notes. Added note 1 near title block.<br>Changed CD & WP pull-up resistor supply to unswitched 3.3 V (P3V3_DELAYED) per SW Team request to eliminate false card detects.<br>Sheet 14 - Updated note on Ref Clock at top of sheet. Added Extender note at bottom of sheet.<br>Sheet 15 - Added SPI NOR note at bottom left.<br>Sheet 17 - Added option resistor and LD (Lock Detect) as default on CSIO_DATA_EN. Moved DISPO_DAT16 option back to sheet 17 - now R829, R830.<br>Sheet 18 - Changed net name on PORT_EXP_A4. Added note on PORT_EXP_A5.<br>Sheet 20 - Increase LED D9 resistor to 510 ohms to reduce brightness. Was R547, now R835. Cost reduction: Changed mechanical spacers from capacitors C747, C757, C758 to test loops TP501, TP502, TP503.<br>Sheet 21 - Added several notes. Removed R509 pull-down on MLB_RST_B(PORT_EXP_A5); added termination note.<br>Changed R96 and R97 from 68k to 4.7k to ensure logic low at power up due to i.MX on-chip 100k pull-up; see MLE145170 data sheet.<br>Added off-sheet lock detect (LD) path. Increased LED D20 resistor to 820 ohms; was R2, now R836.<br>Modified path for TP43 signal because no MX6 on-chip path for DMA Event 0. Added one shot to stretch 1588 event pulse width; guarantees trigger of CS2000.<br>Sheet 22 - Added note on R825. Changed net name on finger 4.<br>Sheet 23 - Updated block diagram.<br>Sheet 24 - Updated AVB signal Assignment. | 10/6/14 |
|-----|--|---------|

|     |  |         |
|-----|--|---------|
| EX2 | Sheet 6 - Added note on VIN decouple capacitors.<br>Sheet 10 - Changed parallel NOR flash from U523 back to U510.<br>Sheet 14 - Updated PCIE connector; footprint now covers half and full mini. | 10/7/14 |
|-----|--|---------|

|     |   |         |
|-----|---|---------|
| EX3 | Sheet 21 - U522 input A and B net names were misnamed; swapped them. Added switch illustration. | 10/8/14 |
|-----|---|---------|

|     |   |         |
|-----|---|---------|
| EX4 | Sheet 21 - Changed ref designators because these are top side: R836 -> R202, R837 -> R203, SH511 -> SH14. | 10/8/14 |
|-----|---|---------|

|     |   |          |
|-----|---|----------|
| EX5 | Sheet 21 - Changed U522 one-shot input default to pos edge trigger per feedback from EU SW Team (Rui S) | 10/13/14 |
|-----|---|----------|

|     |  |          |
|-----|--|----------|
| EX6 | Sheet 8 - Added U523.<br>Sheet 17 & 21 - Changed net name LD to AVB_LOCK_DETECT. | 10/13/14 |
|-----|--|----------|

|   |                               |          |
|---|-------------------------------|----------|
| F | Released for prototype build. | 10/17/14 |
|---|-------------------------------|----------|

|    |   |          |
|----|---|----------|
| F1 | Released for production.<br>No electrical changes.<br>Sheet 1 - Removed "Freescale Internal Use Only"; updated title block.<br>Sheet 2 - Fixed block diagram.<br>Sheet 5 - Added note on Backup Power Supply.<br>Sheet 6 - Added power-on reset note at bottom. Added voltage note near TP12 due to possible PMIC change.<br>Sheet 10 - Added U16 EOL note. | 02/25/15 |
|----|---|----------|

|    |  |          |
|----|--|----------|
| F2 | No electrical changes.<br>Sheet 12 - Removed note on VDDUSB_CAP (suggested ESD clamp). | 10/17/14 |
|----|--|----------|

## AVB SIGNAL ASSIGNMENT

v3

| Ref  | AVB Associated Name           | MX6Q Ball & ALT Mode        | Comment   |
|------|-------------------------------|-----------------------------|---|
| TP43 | ENET_1588_EVENT0_IN           | ENET_TXD1 (ALT4)            | Legacy system function = MLB CLK                      |
| TP40 | ENET_1588_EVENT0_OUT          | GPIO_19 (ALT1)              | Legacy system function = ENET INT_B                   |
| TP41 | ENET_1588_EVENT2_OUT          | ENET_RX_ER (ALT4)           | Legacy system function = USB_OTG_ID                   |
| TP40 | SDMA Event 1                  | DISPO_DAT17(ALT4)           | Legacy system function = RGB Disp (cluster)           |
| TP42 | MCLK, 24.576 MHz              | CLK2_P/N config'd as input  | Audio master clock                                    |
| --   | Programmable Divider SPI SS_B | (Port_Exp_A5 for bit bang)  | Legacy system function = MLB_RST_B from I2C port exp. |
| --   | Programmable Divider SPI SCLK | GPIO_6 (ALT5) for bit bang  | Legacy system function = MLBSIG                       |
| --   | Programmable Divider SPI MOSI | GPIO_2 (ALT 5) for bit bang | Legacy system function = MLBDAT                       |

- Unless Otherwise Specified:  
All resistors are in ohms, 5%.  
All voltages are DC.  
All polarized capacitors are aluminum electrolytic.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:  
\_B Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals  
Green text Denotes - Extra Notes to be considered.
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

|   |                           |                |        |
|---|---------------------------|----------------|--------|
|   |                           |                |        |
| ICAP Classification: FCP: _____ FIUO: _____ PUBI: X |                           |                |        |
| Drawing Title: <b>MCIMX6QAICPU2</b>                 |                           |                |        |
| Page Title: <b>Notes and Revision History</b>       |                           |                |        |
| Size C  | Document Number SCH-27925 | PDF: SPF-27925 | Rev F2 |
| Date: Monday, March 30, 2015                        | Sheet 24                  | of 24          |        |